f9f890ba2b
Add a new macro DWAPB_MAX_GPIOS which defines the maximum possible number of GPIO lines corresponding to the maximum DW APB GPIO controller port width. Use the new macro instead of number literal 32 where it's applicable. Suggested-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Signed-off-by: Serge Semin <Sergey.Semin@baikalelectronics.ru> Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com> Link: https://lore.kernel.org/r/20200730152808.2955-5-Sergey.Semin@baikalelectronics.ru Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
26 lines
445 B
C
26 lines
445 B
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright(c) 2014 Intel Corporation.
|
|
*/
|
|
|
|
#ifndef GPIO_DW_APB_H
|
|
#define GPIO_DW_APB_H
|
|
|
|
#define DWAPB_MAX_GPIOS 32
|
|
|
|
struct dwapb_port_property {
|
|
struct fwnode_handle *fwnode;
|
|
unsigned int idx;
|
|
unsigned int ngpio;
|
|
unsigned int gpio_base;
|
|
int irq[DWAPB_MAX_GPIOS];
|
|
bool irq_shared;
|
|
};
|
|
|
|
struct dwapb_platform_data {
|
|
struct dwapb_port_property *properties;
|
|
unsigned int nports;
|
|
};
|
|
|
|
#endif
|