![Dave Airlie](/assets/img/avatar_default.png)
Initially I always meant this code to be shared, but things ran away from me before I got to it. This refactors the i915 and radeon kms fbdev interaction layers out into generic helpers + driver specific pieces. It moves all the panic/sysrq enhancements to the core file, and stores a linked list of kernel fbs. This could possibly be improved to only store the fb which has fbcon on it for panics etc. radeon retains some specific codes used for a big endian workaround. changes: fix oops in v1 fix freeing path for crtc_info Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org> Signed-off-by: Dave Airlie <airlied@redhat.com>
411 lines
10 KiB
C
411 lines
10 KiB
C
/*
|
|
* Copyright © 2007 David Airlie
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors:
|
|
* David Airlie
|
|
*/
|
|
/*
|
|
* Modularization
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/fb.h>
|
|
|
|
#include "drmP.h"
|
|
#include "drm.h"
|
|
#include "drm_crtc.h"
|
|
#include "drm_crtc_helper.h"
|
|
#include "radeon_drm.h"
|
|
#include "radeon.h"
|
|
|
|
#include "drm_fb_helper.h"
|
|
|
|
struct radeon_fb_device {
|
|
struct drm_fb_helper helper;
|
|
struct radeon_framebuffer *rfb;
|
|
struct radeon_device *rdev;
|
|
};
|
|
|
|
static int radeon_fb_check_var(struct fb_var_screeninfo *var,
|
|
struct fb_info *info)
|
|
{
|
|
int ret;
|
|
ret = drm_fb_helper_check_var(var, info);
|
|
if (ret)
|
|
return ret;
|
|
|
|
/* big endian override for radeon endian workaround */
|
|
#ifdef __BIG_ENDIAN
|
|
{
|
|
int depth;
|
|
switch (var->bits_per_pixel) {
|
|
case 16:
|
|
depth = (var->green.length == 6) ? 16 : 15;
|
|
break;
|
|
case 32:
|
|
depth = (var->transp.length > 0) ? 32 : 24;
|
|
break;
|
|
default:
|
|
depth = var->bits_per_pixel;
|
|
break;
|
|
}
|
|
switch (depth) {
|
|
case 8:
|
|
var->red.offset = 0;
|
|
var->green.offset = 0;
|
|
var->blue.offset = 0;
|
|
var->red.length = 8;
|
|
var->green.length = 8;
|
|
var->blue.length = 8;
|
|
var->transp.length = 0;
|
|
var->transp.offset = 0;
|
|
break;
|
|
case 24:
|
|
var->red.offset = 8;
|
|
var->green.offset = 16;
|
|
var->blue.offset = 24;
|
|
var->red.length = 8;
|
|
var->green.length = 8;
|
|
var->blue.length = 8;
|
|
var->transp.length = 0;
|
|
var->transp.offset = 0;
|
|
break;
|
|
case 32:
|
|
var->red.offset = 8;
|
|
var->green.offset = 16;
|
|
var->blue.offset = 24;
|
|
var->red.length = 8;
|
|
var->green.length = 8;
|
|
var->blue.length = 8;
|
|
var->transp.length = 8;
|
|
var->transp.offset = 0;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
}
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
static struct fb_ops radeonfb_ops = {
|
|
.owner = THIS_MODULE,
|
|
.fb_check_var = radeon_fb_check_var,
|
|
.fb_set_par = drm_fb_helper_set_par,
|
|
.fb_setcolreg = drm_fb_helper_setcolreg,
|
|
.fb_fillrect = cfb_fillrect,
|
|
.fb_copyarea = cfb_copyarea,
|
|
.fb_imageblit = cfb_imageblit,
|
|
.fb_pan_display = drm_fb_helper_pan_display,
|
|
.fb_blank = drm_fb_helper_blank,
|
|
};
|
|
|
|
/**
|
|
* Curretly it is assumed that the old framebuffer is reused.
|
|
*
|
|
* LOCKING
|
|
* caller should hold the mode config lock.
|
|
*
|
|
*/
|
|
int radeonfb_resize(struct drm_device *dev, struct drm_crtc *crtc)
|
|
{
|
|
struct fb_info *info;
|
|
struct drm_framebuffer *fb;
|
|
struct drm_display_mode *mode = crtc->desired_mode;
|
|
|
|
fb = crtc->fb;
|
|
if (fb == NULL) {
|
|
return 1;
|
|
}
|
|
info = fb->fbdev;
|
|
if (info == NULL) {
|
|
return 1;
|
|
}
|
|
if (mode == NULL) {
|
|
return 1;
|
|
}
|
|
info->var.xres = mode->hdisplay;
|
|
info->var.right_margin = mode->hsync_start - mode->hdisplay;
|
|
info->var.hsync_len = mode->hsync_end - mode->hsync_start;
|
|
info->var.left_margin = mode->htotal - mode->hsync_end;
|
|
info->var.yres = mode->vdisplay;
|
|
info->var.lower_margin = mode->vsync_start - mode->vdisplay;
|
|
info->var.vsync_len = mode->vsync_end - mode->vsync_start;
|
|
info->var.upper_margin = mode->vtotal - mode->vsync_end;
|
|
info->var.pixclock = 10000000 / mode->htotal * 1000 / mode->vtotal * 100;
|
|
/* avoid overflow */
|
|
info->var.pixclock = info->var.pixclock * 1000 / mode->vrefresh;
|
|
|
|
return 0;
|
|
}
|
|
EXPORT_SYMBOL(radeonfb_resize);
|
|
|
|
static int radeon_align_pitch(struct radeon_device *rdev, int width, int bpp, bool tiled)
|
|
{
|
|
int aligned = width;
|
|
int align_large = (ASIC_IS_AVIVO(rdev)) || tiled;
|
|
int pitch_mask = 0;
|
|
|
|
switch (bpp / 8) {
|
|
case 1:
|
|
pitch_mask = align_large ? 255 : 127;
|
|
break;
|
|
case 2:
|
|
pitch_mask = align_large ? 127 : 31;
|
|
break;
|
|
case 3:
|
|
case 4:
|
|
pitch_mask = align_large ? 63 : 15;
|
|
break;
|
|
}
|
|
|
|
aligned += pitch_mask;
|
|
aligned &= ~pitch_mask;
|
|
return aligned;
|
|
}
|
|
|
|
static struct drm_fb_helper_funcs radeon_fb_helper_funcs = {
|
|
.gamma_set = radeon_crtc_fb_gamma_set,
|
|
};
|
|
|
|
int radeonfb_create(struct drm_device *dev,
|
|
uint32_t fb_width, uint32_t fb_height,
|
|
uint32_t surface_width, uint32_t surface_height,
|
|
struct drm_framebuffer **fb_p)
|
|
{
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
struct fb_info *info;
|
|
struct radeon_fb_device *rfbdev;
|
|
struct drm_framebuffer *fb = NULL;
|
|
struct radeon_framebuffer *rfb;
|
|
struct drm_mode_fb_cmd mode_cmd;
|
|
struct drm_gem_object *gobj = NULL;
|
|
struct radeon_object *robj = NULL;
|
|
struct device *device = &rdev->pdev->dev;
|
|
int size, aligned_size, ret;
|
|
u64 fb_gpuaddr;
|
|
void *fbptr = NULL;
|
|
unsigned long tmp;
|
|
bool fb_tiled = false; /* useful for testing */
|
|
|
|
mode_cmd.width = surface_width;
|
|
mode_cmd.height = surface_height;
|
|
mode_cmd.bpp = 32;
|
|
/* need to align pitch with crtc limits */
|
|
mode_cmd.pitch = radeon_align_pitch(rdev, mode_cmd.width, mode_cmd.bpp, fb_tiled) * ((mode_cmd.bpp + 1) / 8);
|
|
mode_cmd.depth = 24;
|
|
|
|
size = mode_cmd.pitch * mode_cmd.height;
|
|
aligned_size = ALIGN(size, PAGE_SIZE);
|
|
|
|
ret = radeon_gem_object_create(rdev, aligned_size, 0,
|
|
RADEON_GEM_DOMAIN_VRAM,
|
|
false, ttm_bo_type_kernel,
|
|
false, &gobj);
|
|
if (ret) {
|
|
printk(KERN_ERR "failed to allocate framebuffer (%d %d)\n",
|
|
surface_width, surface_height);
|
|
ret = -ENOMEM;
|
|
goto out;
|
|
}
|
|
robj = gobj->driver_private;
|
|
|
|
if (fb_tiled)
|
|
radeon_object_set_tiling_flags(robj, RADEON_TILING_MACRO|RADEON_TILING_SURFACE, mode_cmd.pitch);
|
|
mutex_lock(&rdev->ddev->struct_mutex);
|
|
fb = radeon_framebuffer_create(rdev->ddev, &mode_cmd, gobj);
|
|
if (fb == NULL) {
|
|
DRM_ERROR("failed to allocate fb.\n");
|
|
ret = -ENOMEM;
|
|
goto out_unref;
|
|
}
|
|
ret = radeon_object_pin(robj, RADEON_GEM_DOMAIN_VRAM, &fb_gpuaddr);
|
|
if (ret) {
|
|
printk(KERN_ERR "failed to pin framebuffer\n");
|
|
ret = -ENOMEM;
|
|
goto out_unref;
|
|
}
|
|
|
|
list_add(&fb->filp_head, &rdev->ddev->mode_config.fb_kernel_list);
|
|
|
|
*fb_p = fb;
|
|
rfb = to_radeon_framebuffer(fb);
|
|
rdev->fbdev_rfb = rfb;
|
|
rdev->fbdev_robj = robj;
|
|
|
|
info = framebuffer_alloc(sizeof(struct radeon_fb_device), device);
|
|
if (info == NULL) {
|
|
ret = -ENOMEM;
|
|
goto out_unref;
|
|
}
|
|
|
|
rfbdev = info->par;
|
|
rfbdev->helper.funcs = &radeon_fb_helper_funcs;
|
|
rfbdev->helper.dev = dev;
|
|
ret = drm_fb_helper_init_crtc_count(&rfbdev->helper, 2,
|
|
RADEONFB_CONN_LIMIT);
|
|
if (ret)
|
|
goto out_unref;
|
|
|
|
if (fb_tiled)
|
|
radeon_object_check_tiling(robj, 0, 0);
|
|
|
|
ret = radeon_object_kmap(robj, &fbptr);
|
|
if (ret) {
|
|
goto out_unref;
|
|
}
|
|
|
|
memset_io(fbptr, 0, aligned_size);
|
|
|
|
strcpy(info->fix.id, "radeondrmfb");
|
|
|
|
drm_fb_helper_fill_fix(info, fb->pitch);
|
|
|
|
info->flags = FBINFO_DEFAULT;
|
|
info->fbops = &radeonfb_ops;
|
|
|
|
tmp = fb_gpuaddr - rdev->mc.vram_location;
|
|
info->fix.smem_start = rdev->mc.aper_base + tmp;
|
|
info->fix.smem_len = size;
|
|
info->screen_base = fbptr;
|
|
info->screen_size = size;
|
|
|
|
drm_fb_helper_fill_var(info, fb, fb_width, fb_height);
|
|
|
|
/* setup aperture base/size for vesafb takeover */
|
|
info->aperture_base = rdev->ddev->mode_config.fb_base;
|
|
info->aperture_size = rdev->mc.real_vram_size;
|
|
|
|
info->fix.mmio_start = 0;
|
|
info->fix.mmio_len = 0;
|
|
info->pixmap.size = 64*1024;
|
|
info->pixmap.buf_align = 8;
|
|
info->pixmap.access_align = 32;
|
|
info->pixmap.flags = FB_PIXMAP_SYSTEM;
|
|
info->pixmap.scan_align = 1;
|
|
if (info->screen_base == NULL) {
|
|
ret = -ENOSPC;
|
|
goto out_unref;
|
|
}
|
|
DRM_INFO("fb mappable at 0x%lX\n", info->fix.smem_start);
|
|
DRM_INFO("vram apper at 0x%lX\n", (unsigned long)rdev->mc.aper_base);
|
|
DRM_INFO("size %lu\n", (unsigned long)size);
|
|
DRM_INFO("fb depth is %d\n", fb->depth);
|
|
DRM_INFO(" pitch is %d\n", fb->pitch);
|
|
|
|
#ifdef __BIG_ENDIAN
|
|
/* fill var sets defaults for this stuff - override
|
|
on big endian */
|
|
switch (fb->depth) {
|
|
case 8:
|
|
info->var.red.offset = 0;
|
|
info->var.green.offset = 0;
|
|
info->var.blue.offset = 0;
|
|
info->var.red.length = 8; /* 8bit DAC */
|
|
info->var.green.length = 8;
|
|
info->var.blue.length = 8;
|
|
info->var.transp.offset = 0;
|
|
info->var.transp.length = 0;
|
|
break;
|
|
case 24:
|
|
info->var.red.offset = 8;
|
|
info->var.green.offset = 16;
|
|
info->var.blue.offset = 24;
|
|
info->var.red.length = 8;
|
|
info->var.green.length = 8;
|
|
info->var.blue.length = 8;
|
|
info->var.transp.offset = 0;
|
|
info->var.transp.length = 0;
|
|
break;
|
|
case 32:
|
|
info->var.red.offset = 8;
|
|
info->var.green.offset = 16;
|
|
info->var.blue.offset = 24;
|
|
info->var.red.length = 8;
|
|
info->var.green.length = 8;
|
|
info->var.blue.length = 8;
|
|
info->var.transp.offset = 0;
|
|
info->var.transp.length = 8;
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
#endif
|
|
|
|
fb->fbdev = info;
|
|
rfbdev->rfb = rfb;
|
|
rfbdev->rdev = rdev;
|
|
|
|
mutex_unlock(&rdev->ddev->struct_mutex);
|
|
return 0;
|
|
|
|
out_unref:
|
|
if (robj) {
|
|
radeon_object_kunmap(robj);
|
|
}
|
|
if (fb && ret) {
|
|
list_del(&fb->filp_head);
|
|
drm_gem_object_unreference(gobj);
|
|
drm_framebuffer_cleanup(fb);
|
|
kfree(fb);
|
|
}
|
|
drm_gem_object_unreference(gobj);
|
|
mutex_unlock(&rdev->ddev->struct_mutex);
|
|
out:
|
|
return ret;
|
|
}
|
|
|
|
int radeonfb_probe(struct drm_device *dev)
|
|
{
|
|
int ret;
|
|
ret = drm_fb_helper_single_fb_probe(dev, &radeonfb_create);
|
|
return ret;
|
|
}
|
|
EXPORT_SYMBOL(radeonfb_probe);
|
|
|
|
int radeonfb_remove(struct drm_device *dev, struct drm_framebuffer *fb)
|
|
{
|
|
struct fb_info *info;
|
|
struct radeon_framebuffer *rfb = to_radeon_framebuffer(fb);
|
|
struct radeon_object *robj;
|
|
|
|
if (!fb) {
|
|
return -EINVAL;
|
|
}
|
|
info = fb->fbdev;
|
|
if (info) {
|
|
struct radeon_fb_device *rfbdev = info->par;
|
|
robj = rfb->obj->driver_private;
|
|
unregister_framebuffer(info);
|
|
radeon_object_kunmap(robj);
|
|
radeon_object_unpin(robj);
|
|
drm_fb_helper_free(&rfbdev->helper);
|
|
framebuffer_release(info);
|
|
}
|
|
|
|
printk(KERN_INFO "unregistered panic notifier\n");
|
|
|
|
return 0;
|
|
}
|
|
EXPORT_SYMBOL(radeonfb_remove);
|
|
MODULE_LICENSE("GPL");
|