162 lines
3.9 KiB
YAML
162 lines
3.9 KiB
YAML
# SPDX-License-Identifier: GPL-2.0
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/display/bridge/nwl-dsi.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Northwest Logic MIPI-DSI controller on i.MX SoCs
|
|
|
|
maintainers:
|
|
- Guido GĂșnther <agx@sigxcpu.org>
|
|
- Robert Chiras <robert.chiras@nxp.com>
|
|
|
|
description: |
|
|
NWL MIPI-DSI host controller found on i.MX8 platforms. This is a dsi bridge for
|
|
the SOCs NWL MIPI-DSI host controller.
|
|
|
|
properties:
|
|
compatible:
|
|
const: fsl,imx8mq-nwl-dsi
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
items:
|
|
- description: DSI core clock
|
|
- description: RX_ESC clock (used in escape mode)
|
|
- description: TX_ESC clock (used in escape mode)
|
|
- description: PHY_REF clock
|
|
- description: VIDEO_PLL clock
|
|
|
|
clock-names:
|
|
items:
|
|
- const: core
|
|
- const: rx_esc
|
|
- const: tx_esc
|
|
- const: phy_ref
|
|
- const: video_pll
|
|
|
|
mux-controls:
|
|
description:
|
|
mux controller node to use for operating the input mux
|
|
|
|
phys:
|
|
maxItems: 1
|
|
description:
|
|
A phandle to the phy module representing the DPHY
|
|
|
|
phy-names:
|
|
items:
|
|
- const: dphy
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
description:
|
|
A phandle to the power domain
|
|
|
|
resets:
|
|
description:
|
|
phandles to the reset controller
|
|
items:
|
|
- description: dsi byte reset line
|
|
- description: dsi dpi reset line
|
|
- description: dsi esc reset line
|
|
- description: dsi pclk reset line
|
|
|
|
reset-names:
|
|
items:
|
|
- const: byte
|
|
- const: dpi
|
|
- const: esc
|
|
- const: pclk
|
|
|
|
ports:
|
|
type: object
|
|
description:
|
|
A node containing DSI input & output port nodes with endpoint
|
|
definitions as documented in
|
|
Documentation/devicetree/bindings/graph.txt.
|
|
|
|
port@0:
|
|
type: object
|
|
description:
|
|
Input port node to receive pixel data from the
|
|
display controller
|
|
|
|
port@1:
|
|
type: object
|
|
description:
|
|
DSI output port node to the panel or the next bridge
|
|
in the chain
|
|
|
|
fsl,clock-drop-level:
|
|
description:
|
|
Specifies the level at wich the crtc_clock should be dropped
|
|
|
|
patternProperties:
|
|
"^panel@[0-9]+$": true
|
|
|
|
required:
|
|
- clock-names
|
|
- clocks
|
|
- compatible
|
|
- interrupts
|
|
- mux-controls
|
|
- phy-names
|
|
- phys
|
|
- ports
|
|
- reg
|
|
- reset-names
|
|
- resets
|
|
|
|
examples:
|
|
- |
|
|
|
|
mipi_dsi: mipi_dsi@30a00000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "fsl,imx8mq-nwl-dsi";
|
|
reg = <0x30A00000 0x300>;
|
|
clocks = <&clk 163>, <&clk 244>, <&clk 245>, <&clk 164>;
|
|
clock-names = "core", "rx_esc", "tx_esc", "phy_ref";
|
|
interrupts = <0 34 4>;
|
|
mux-controls = <&mux 0>;
|
|
power-domains = <&pgc_mipi>;
|
|
resets = <&src 0>, <&src 1>, <&src 2>, <&src 3>;
|
|
reset-names = "byte", "dpi", "esc", "pclk";
|
|
phys = <&dphy>;
|
|
phy-names = "dphy";
|
|
|
|
panel@0 {
|
|
compatible = "rocktech,jh057n00900";
|
|
reg = <0>;
|
|
port@0 {
|
|
panel_in: endpoint {
|
|
remote-endpoint = <&mipi_dsi_out>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
mipi_dsi_in: endpoint {
|
|
remote-endpoint = <&lcdif_mipi_dsi>;
|
|
};
|
|
};
|
|
port@1 {
|
|
reg = <1>;
|
|
mipi_dsi_out: endpoint {
|
|
remote-endpoint = <&panel_in>;
|
|
};
|
|
};
|
|
};
|
|
};
|