1d4d37159d
Modern ARMv7-A/R cores optionally implement below new hardware feature: - PXN: Privileged execute-never(PXN) is a security feature. PXN bit determines whether the processor can execute software from the region. This is effective solution against ret2usr attack. On an implementation that does not include the LPAE, PXN is optionally supported. This patch set PXN bit on user page table for preventing user code execution with privilege mode. Reviewed-by: Catalin Marinas <catalin.marinas@arm.com> Signed-off-by: Jungseung Lee <js07.lee@gmail.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
109 lines
3.9 KiB
C
109 lines
3.9 KiB
C
/*
|
|
* arch/arm/include/asm/pgtable-3level-hwdef.h
|
|
*
|
|
* Copyright (C) 2011 ARM Ltd.
|
|
* Author: Catalin Marinas <catalin.marinas@arm.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
#ifndef _ASM_PGTABLE_3LEVEL_HWDEF_H
|
|
#define _ASM_PGTABLE_3LEVEL_HWDEF_H
|
|
|
|
/*
|
|
* Hardware page table definitions.
|
|
*
|
|
* + Level 1/2 descriptor
|
|
* - common
|
|
*/
|
|
#define PMD_TYPE_MASK (_AT(pmdval_t, 3) << 0)
|
|
#define PMD_TYPE_FAULT (_AT(pmdval_t, 0) << 0)
|
|
#define PMD_TYPE_TABLE (_AT(pmdval_t, 3) << 0)
|
|
#define PMD_TYPE_SECT (_AT(pmdval_t, 1) << 0)
|
|
#define PMD_TABLE_BIT (_AT(pmdval_t, 1) << 1)
|
|
#define PMD_BIT4 (_AT(pmdval_t, 0))
|
|
#define PMD_DOMAIN(x) (_AT(pmdval_t, 0))
|
|
#define PMD_APTABLE_SHIFT (61)
|
|
#define PMD_APTABLE (_AT(pgdval_t, 3) << PGD_APTABLE_SHIFT)
|
|
#define PMD_PXNTABLE (_AT(pgdval_t, 1) << 59)
|
|
|
|
/*
|
|
* - section
|
|
*/
|
|
#define PMD_SECT_BUFFERABLE (_AT(pmdval_t, 1) << 2)
|
|
#define PMD_SECT_CACHEABLE (_AT(pmdval_t, 1) << 3)
|
|
#define PMD_SECT_USER (_AT(pmdval_t, 1) << 6) /* AP[1] */
|
|
#define PMD_SECT_AP2 (_AT(pmdval_t, 1) << 7) /* read only */
|
|
#define PMD_SECT_S (_AT(pmdval_t, 3) << 8)
|
|
#define PMD_SECT_AF (_AT(pmdval_t, 1) << 10)
|
|
#define PMD_SECT_nG (_AT(pmdval_t, 1) << 11)
|
|
#define PMD_SECT_PXN (_AT(pmdval_t, 1) << 53)
|
|
#define PMD_SECT_XN (_AT(pmdval_t, 1) << 54)
|
|
#define PMD_SECT_AP_WRITE (_AT(pmdval_t, 0))
|
|
#define PMD_SECT_AP_READ (_AT(pmdval_t, 0))
|
|
#define PMD_SECT_AP1 (_AT(pmdval_t, 1) << 6)
|
|
#define PMD_SECT_TEX(x) (_AT(pmdval_t, 0))
|
|
|
|
/*
|
|
* AttrIndx[2:0] encoding (mapping attributes defined in the MAIR* registers).
|
|
*/
|
|
#define PMD_SECT_UNCACHED (_AT(pmdval_t, 0) << 2) /* strongly ordered */
|
|
#define PMD_SECT_BUFFERED (_AT(pmdval_t, 1) << 2) /* normal non-cacheable */
|
|
#define PMD_SECT_WT (_AT(pmdval_t, 2) << 2) /* normal inner write-through */
|
|
#define PMD_SECT_WB (_AT(pmdval_t, 3) << 2) /* normal inner write-back */
|
|
#define PMD_SECT_WBWA (_AT(pmdval_t, 7) << 2) /* normal inner write-alloc */
|
|
|
|
/*
|
|
* + Level 3 descriptor (PTE)
|
|
*/
|
|
#define PTE_TYPE_MASK (_AT(pteval_t, 3) << 0)
|
|
#define PTE_TYPE_FAULT (_AT(pteval_t, 0) << 0)
|
|
#define PTE_TYPE_PAGE (_AT(pteval_t, 3) << 0)
|
|
#define PTE_TABLE_BIT (_AT(pteval_t, 1) << 1)
|
|
#define PTE_BUFFERABLE (_AT(pteval_t, 1) << 2) /* AttrIndx[0] */
|
|
#define PTE_CACHEABLE (_AT(pteval_t, 1) << 3) /* AttrIndx[1] */
|
|
#define PTE_AP2 (_AT(pteval_t, 1) << 7) /* AP[2] */
|
|
#define PTE_EXT_SHARED (_AT(pteval_t, 3) << 8) /* SH[1:0], inner shareable */
|
|
#define PTE_EXT_AF (_AT(pteval_t, 1) << 10) /* Access Flag */
|
|
#define PTE_EXT_NG (_AT(pteval_t, 1) << 11) /* nG */
|
|
#define PTE_EXT_PXN (_AT(pteval_t, 1) << 53) /* PXN */
|
|
#define PTE_EXT_XN (_AT(pteval_t, 1) << 54) /* XN */
|
|
|
|
/*
|
|
* 40-bit physical address supported.
|
|
*/
|
|
#define PHYS_MASK_SHIFT (40)
|
|
#define PHYS_MASK ((1ULL << PHYS_MASK_SHIFT) - 1)
|
|
|
|
/*
|
|
* TTBR0/TTBR1 split (PAGE_OFFSET):
|
|
* 0x40000000: T0SZ = 2, T1SZ = 0 (not used)
|
|
* 0x80000000: T0SZ = 0, T1SZ = 1
|
|
* 0xc0000000: T0SZ = 0, T1SZ = 2
|
|
*
|
|
* Only use this feature if PHYS_OFFSET <= PAGE_OFFSET, otherwise
|
|
* booting secondary CPUs would end up using TTBR1 for the identity
|
|
* mapping set up in TTBR0.
|
|
*/
|
|
#if defined CONFIG_VMSPLIT_2G
|
|
#define TTBR1_OFFSET 16 /* skip two L1 entries */
|
|
#elif defined CONFIG_VMSPLIT_3G
|
|
#define TTBR1_OFFSET (4096 * (1 + 3)) /* only L2, skip pgd + 3*pmd */
|
|
#else
|
|
#define TTBR1_OFFSET 0
|
|
#endif
|
|
|
|
#define TTBR1_SIZE (((PAGE_OFFSET >> 30) - 1) << 16)
|
|
|
|
#endif
|