53ccdd4b99
Use the pinmux IOPAD macro to define the register absolute physical address instead of the offset from the padconf base address. This makes the DTS easier to read since matches the addresses listed in the Technical Reference Manual. Signed-off-by: Javier Martinez Canillas <javier@osg.samsung.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
194 lines
4 KiB
Plaintext
194 lines
4 KiB
Plaintext
/*
|
|
* omap3-n950-n9.dtsi - Device Tree file for Nokia N950 & N9 (common stuff)
|
|
*
|
|
* Written by: Aaro Koskinen <aaro.koskinen@iki.fi>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include "omap36xx.dtsi"
|
|
|
|
/ {
|
|
cpus {
|
|
cpu@0 {
|
|
cpu0-supply = <&vcc>;
|
|
};
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <0x80000000 0x40000000>; /* 1 GB */
|
|
};
|
|
|
|
vemmc: fixedregulator@0 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "VEMMC";
|
|
regulator-min-microvolt = <2900000>;
|
|
regulator-max-microvolt = <2900000>;
|
|
gpio = <&gpio5 29 GPIO_ACTIVE_HIGH>; /* gpio line 157 */
|
|
startup-delay-us = <150>;
|
|
enable-active-high;
|
|
};
|
|
};
|
|
|
|
&omap3_pmx_core {
|
|
mmc2_pins: pinmux_mmc2_pins {
|
|
pinctrl-single,pins = <
|
|
OMAP3_CORE1_IOPAD(0x2158, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_clk */
|
|
OMAP3_CORE1_IOPAD(0x215a, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_cmd */
|
|
OMAP3_CORE1_IOPAD(0x215c, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat0 */
|
|
OMAP3_CORE1_IOPAD(0x215e, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat1 */
|
|
OMAP3_CORE1_IOPAD(0x2160, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat2 */
|
|
OMAP3_CORE1_IOPAD(0x2162, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat3 */
|
|
>;
|
|
};
|
|
};
|
|
|
|
&i2c1 {
|
|
clock-frequency = <2900000>;
|
|
|
|
twl: twl@48 {
|
|
reg = <0x48>;
|
|
interrupts = <7>; /* SYS_NIRQ cascaded to intc */
|
|
interrupt-parent = <&intc>;
|
|
};
|
|
};
|
|
|
|
/include/ "twl4030.dtsi"
|
|
|
|
&twl {
|
|
compatible = "ti,twl5031";
|
|
|
|
twl_power: power {
|
|
compatible = "ti,twl4030-power";
|
|
ti,use_poweroff;
|
|
};
|
|
};
|
|
|
|
&twl_gpio {
|
|
ti,pullups = <0x000001>; /* BIT(0) */
|
|
ti,pulldowns = <0x008106>; /* BIT(1) | BIT(2) | BIT(8) | BIT(15) */
|
|
};
|
|
|
|
/* CSI-2 receiver */
|
|
&vaux2 {
|
|
regulator-name = "vaux2";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
};
|
|
|
|
/* Cameras */
|
|
&vaux3 {
|
|
regulator-name = "vaux3";
|
|
regulator-min-microvolt = <2800000>;
|
|
regulator-max-microvolt = <2800000>;
|
|
};
|
|
|
|
&i2c2 {
|
|
clock-frequency = <400000>;
|
|
};
|
|
|
|
&i2c3 {
|
|
clock-frequency = <400000>;
|
|
};
|
|
|
|
&mmc1 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&mmc2 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&mmc2_pins>;
|
|
vmmc-supply = <&vemmc>;
|
|
bus-width = <4>;
|
|
ti,non-removable;
|
|
};
|
|
|
|
&mmc3 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&usb_otg_hs {
|
|
interface-type = <0>;
|
|
usb-phy = <&usb2_phy>;
|
|
phys = <&usb2_phy>;
|
|
phy-names = "usb2-phy";
|
|
mode = <3>;
|
|
power = <50>;
|
|
};
|
|
|
|
&gpmc {
|
|
ranges = <0 0 0x04000000 0x1000000>; /* CS0: 16MB for OneNAND */
|
|
|
|
onenand@0,0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0 0 0x20000>; /* CS0, offset 0, IO size 128K */
|
|
|
|
gpmc,sync-read;
|
|
gpmc,sync-write;
|
|
gpmc,burst-length = <16>;
|
|
gpmc,burst-read;
|
|
gpmc,burst-wrap;
|
|
gpmc,burst-write;
|
|
gpmc,device-width = <2>;
|
|
gpmc,mux-add-data = <2>;
|
|
gpmc,cs-on-ns = <0>;
|
|
gpmc,cs-rd-off-ns = <87>;
|
|
gpmc,cs-wr-off-ns = <87>;
|
|
gpmc,adv-on-ns = <0>;
|
|
gpmc,adv-rd-off-ns = <10>;
|
|
gpmc,adv-wr-off-ns = <10>;
|
|
gpmc,oe-on-ns = <15>;
|
|
gpmc,oe-off-ns = <87>;
|
|
gpmc,we-on-ns = <0>;
|
|
gpmc,we-off-ns = <87>;
|
|
gpmc,rd-cycle-ns = <112>;
|
|
gpmc,wr-cycle-ns = <112>;
|
|
gpmc,access-ns = <81>;
|
|
gpmc,page-burst-access-ns = <15>;
|
|
gpmc,bus-turnaround-ns = <0>;
|
|
gpmc,cycle2cycle-delay-ns = <0>;
|
|
gpmc,wait-monitoring-ns = <0>;
|
|
gpmc,clk-activation-ns = <5>;
|
|
gpmc,wr-data-mux-bus-ns = <30>;
|
|
gpmc,wr-access-ns = <81>;
|
|
gpmc,sync-clk-ps = <15000>;
|
|
|
|
/*
|
|
* MTD partition table corresponding to Nokia's MeeGo 1.2
|
|
* Harmattan release.
|
|
*/
|
|
partition@0 {
|
|
label = "bootloader";
|
|
reg = <0x00000000 0x00100000>;
|
|
};
|
|
partition@1 {
|
|
label = "config";
|
|
reg = <0x00100000 0x002c0000>;
|
|
};
|
|
partition@2 {
|
|
label = "kernel";
|
|
reg = <0x003c0000 0x01000000>;
|
|
};
|
|
partition@3 {
|
|
label = "log";
|
|
reg = <0x013c0000 0x00200000>;
|
|
};
|
|
partition@4 {
|
|
label = "var";
|
|
reg = <0x015c0000 0x1ca40000>;
|
|
};
|
|
partition@5 {
|
|
label = "moslo";
|
|
reg = <0x1e000000 0x02000000>;
|
|
};
|
|
partition@6 {
|
|
label = "omap2-onenand";
|
|
reg = <0x00000000 0x20000000>;
|
|
};
|
|
};
|
|
};
|