bb072c3cf2
Replace sysdev classes and struct sys_device objects used for "core" power management by Samsung platforms with struct syscore_ops objects that are simpler. This generally reduces the code size and the kernel memory footprint. It also is necessary for removing sysdevs entirely from the kernel in the future. Signed-off-by: Rafael J. Wysocki <rjw@sisk.pl> Acked-by: Greg Kroah-Hartman <gregkh@suse.de> Acked-by: Kukjin Kim <kgene.kim@samsung.com>
197 lines
4.5 KiB
C
197 lines
4.5 KiB
C
/* linux/arch/arm/plat-s3c24xx/s3c244x.c
|
|
*
|
|
* Copyright (c) 2004-2006 Simtec Electronics
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
*
|
|
* Samsung S3C2440 and S3C2442 Mobile CPU support (not S3C2443)
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/types.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/list.h>
|
|
#include <linux/timer.h>
|
|
#include <linux/init.h>
|
|
#include <linux/serial_core.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/sysdev.h>
|
|
#include <linux/syscore_ops.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/io.h>
|
|
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/map.h>
|
|
#include <asm/mach/irq.h>
|
|
|
|
#include <mach/hardware.h>
|
|
#include <asm/irq.h>
|
|
|
|
#include <plat/cpu-freq.h>
|
|
|
|
#include <mach/regs-clock.h>
|
|
#include <plat/regs-serial.h>
|
|
#include <mach/regs-gpio.h>
|
|
#include <mach/regs-gpioj.h>
|
|
#include <mach/regs-dsc.h>
|
|
|
|
#include <plat/s3c2410.h>
|
|
#include <plat/s3c244x.h>
|
|
#include <plat/clock.h>
|
|
#include <plat/devs.h>
|
|
#include <plat/cpu.h>
|
|
#include <plat/pm.h>
|
|
#include <plat/pll.h>
|
|
#include <plat/nand-core.h>
|
|
|
|
static struct map_desc s3c244x_iodesc[] __initdata = {
|
|
IODESC_ENT(CLKPWR),
|
|
IODESC_ENT(TIMER),
|
|
IODESC_ENT(WATCHDOG),
|
|
};
|
|
|
|
/* uart initialisation */
|
|
|
|
void __init s3c244x_init_uarts(struct s3c2410_uartcfg *cfg, int no)
|
|
{
|
|
s3c24xx_init_uartdevs("s3c2440-uart", s3c2410_uart_resources, cfg, no);
|
|
}
|
|
|
|
void __init s3c244x_map_io(void)
|
|
{
|
|
/* register our io-tables */
|
|
|
|
iotable_init(s3c244x_iodesc, ARRAY_SIZE(s3c244x_iodesc));
|
|
|
|
/* rename any peripherals used differing from the s3c2410 */
|
|
|
|
s3c_device_sdi.name = "s3c2440-sdi";
|
|
s3c_device_i2c0.name = "s3c2440-i2c";
|
|
s3c_nand_setname("s3c2440-nand");
|
|
s3c_device_ts.name = "s3c2440-ts";
|
|
s3c_device_usbgadget.name = "s3c2440-usbgadget";
|
|
}
|
|
|
|
void __init_or_cpufreq s3c244x_setup_clocks(void)
|
|
{
|
|
struct clk *xtal_clk;
|
|
unsigned long clkdiv;
|
|
unsigned long camdiv;
|
|
unsigned long xtal;
|
|
unsigned long hclk, fclk, pclk;
|
|
int hdiv = 1;
|
|
|
|
xtal_clk = clk_get(NULL, "xtal");
|
|
xtal = clk_get_rate(xtal_clk);
|
|
clk_put(xtal_clk);
|
|
|
|
fclk = s3c24xx_get_pll(__raw_readl(S3C2410_MPLLCON), xtal) * 2;
|
|
|
|
clkdiv = __raw_readl(S3C2410_CLKDIVN);
|
|
camdiv = __raw_readl(S3C2440_CAMDIVN);
|
|
|
|
/* work out clock scalings */
|
|
|
|
switch (clkdiv & S3C2440_CLKDIVN_HDIVN_MASK) {
|
|
case S3C2440_CLKDIVN_HDIVN_1:
|
|
hdiv = 1;
|
|
break;
|
|
|
|
case S3C2440_CLKDIVN_HDIVN_2:
|
|
hdiv = 2;
|
|
break;
|
|
|
|
case S3C2440_CLKDIVN_HDIVN_4_8:
|
|
hdiv = (camdiv & S3C2440_CAMDIVN_HCLK4_HALF) ? 8 : 4;
|
|
break;
|
|
|
|
case S3C2440_CLKDIVN_HDIVN_3_6:
|
|
hdiv = (camdiv & S3C2440_CAMDIVN_HCLK3_HALF) ? 6 : 3;
|
|
break;
|
|
}
|
|
|
|
hclk = fclk / hdiv;
|
|
pclk = hclk / ((clkdiv & S3C2440_CLKDIVN_PDIVN) ? 2 : 1);
|
|
|
|
/* print brief summary of clocks, etc */
|
|
|
|
printk("S3C244X: core %ld.%03ld MHz, memory %ld.%03ld MHz, peripheral %ld.%03ld MHz\n",
|
|
print_mhz(fclk), print_mhz(hclk), print_mhz(pclk));
|
|
|
|
s3c24xx_setup_clocks(fclk, hclk, pclk);
|
|
}
|
|
|
|
void __init s3c244x_init_clocks(int xtal)
|
|
{
|
|
/* initialise the clocks here, to allow other things like the
|
|
* console to use them, and to add new ones after the initialisation
|
|
*/
|
|
|
|
s3c24xx_register_baseclocks(xtal);
|
|
s3c244x_setup_clocks();
|
|
s3c2410_baseclk_add();
|
|
}
|
|
|
|
/* Since the S3C2442 and S3C2440 share items, put both sysclasses here */
|
|
|
|
struct sysdev_class s3c2440_sysclass = {
|
|
.name = "s3c2440-core",
|
|
};
|
|
|
|
struct sysdev_class s3c2442_sysclass = {
|
|
.name = "s3c2442-core",
|
|
};
|
|
|
|
/* need to register class before we actually register the device, and
|
|
* we also need to ensure that it has been initialised before any of the
|
|
* drivers even try to use it (even if not on an s3c2440 based system)
|
|
* as a driver which may support both 2410 and 2440 may try and use it.
|
|
*/
|
|
|
|
static int __init s3c2440_core_init(void)
|
|
{
|
|
return sysdev_class_register(&s3c2440_sysclass);
|
|
}
|
|
|
|
core_initcall(s3c2440_core_init);
|
|
|
|
static int __init s3c2442_core_init(void)
|
|
{
|
|
return sysdev_class_register(&s3c2442_sysclass);
|
|
}
|
|
|
|
core_initcall(s3c2442_core_init);
|
|
|
|
|
|
#ifdef CONFIG_PM
|
|
static struct sleep_save s3c244x_sleep[] = {
|
|
SAVE_ITEM(S3C2440_DSC0),
|
|
SAVE_ITEM(S3C2440_DSC1),
|
|
SAVE_ITEM(S3C2440_GPJDAT),
|
|
SAVE_ITEM(S3C2440_GPJCON),
|
|
SAVE_ITEM(S3C2440_GPJUP)
|
|
};
|
|
|
|
static int s3c244x_suspend(void)
|
|
{
|
|
s3c_pm_do_save(s3c244x_sleep, ARRAY_SIZE(s3c244x_sleep));
|
|
return 0;
|
|
}
|
|
|
|
static void s3c244x_resume(void)
|
|
{
|
|
s3c_pm_do_restore(s3c244x_sleep, ARRAY_SIZE(s3c244x_sleep));
|
|
}
|
|
#else
|
|
#define s3c244x_suspend NULL
|
|
#define s3c244x_resume NULL
|
|
#endif
|
|
|
|
struct syscore_ops s3c244x_pm_syscore_ops = {
|
|
.suspend = s3c244x_suspend,
|
|
.resume = s3c244x_resume,
|
|
};
|