38ce73ebd7
Add CP6 enable/disable sequences to the timekeeping code and the IRQ code. As a result, we can't depend on CP6 access being enabled when we enter get_irqnr_and_base anymore, so switch the latter over to using memory-mapped accesses for now. Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
85 lines
1.7 KiB
C
85 lines
1.7 KiB
C
/*
|
|
* linux/arch/arm/mach-iop32x/irq.c
|
|
*
|
|
* Generic IOP32X IRQ handling functionality
|
|
*
|
|
* Author: Rory Bolt <rorybolt@pacbell.net>
|
|
* Copyright (C) 2002 Rory Bolt
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* Added IOP3XX chipset and IQ80321 board masking code.
|
|
*
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/list.h>
|
|
|
|
#include <asm/mach/irq.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/hardware.h>
|
|
|
|
#include <asm/mach-types.h>
|
|
|
|
static u32 iop321_mask /* = 0 */;
|
|
|
|
static inline void intctl_write(u32 val)
|
|
{
|
|
iop3xx_cp6_enable();
|
|
asm volatile("mcr p6,0,%0,c0,c0,0"::"r" (val));
|
|
iop3xx_cp6_disable();
|
|
}
|
|
|
|
static inline void intstr_write(u32 val)
|
|
{
|
|
iop3xx_cp6_enable();
|
|
asm volatile("mcr p6,0,%0,c4,c0,0"::"r" (val));
|
|
iop3xx_cp6_disable();
|
|
}
|
|
|
|
static void
|
|
iop321_irq_mask (unsigned int irq)
|
|
{
|
|
|
|
iop321_mask &= ~(1 << (irq - IOP321_IRQ_OFS));
|
|
|
|
intctl_write(iop321_mask);
|
|
}
|
|
|
|
static void
|
|
iop321_irq_unmask (unsigned int irq)
|
|
{
|
|
iop321_mask |= (1 << (irq - IOP321_IRQ_OFS));
|
|
|
|
intctl_write(iop321_mask);
|
|
}
|
|
|
|
struct irq_chip ext_chip = {
|
|
.name = "IOP",
|
|
.ack = iop321_irq_mask,
|
|
.mask = iop321_irq_mask,
|
|
.unmask = iop321_irq_unmask,
|
|
};
|
|
|
|
void __init iop321_init_irq(void)
|
|
{
|
|
unsigned int i;
|
|
|
|
intctl_write(0); // disable all interrupts
|
|
intstr_write(0); // treat all as IRQ
|
|
if(machine_is_iq80321() ||
|
|
machine_is_iq31244()) // all interrupts are inputs to chip
|
|
*IOP3XX_PCIIRSR = 0x0f;
|
|
|
|
for(i = IOP321_IRQ_OFS; i < NR_IRQS; i++)
|
|
{
|
|
set_irq_chip(i, &ext_chip);
|
|
set_irq_handler(i, do_level_IRQ);
|
|
set_irq_flags(i, IRQF_VALID | IRQF_PROBE);
|
|
|
|
}
|
|
}
|
|
|