![Dave Airlie](/assets/img/avatar_default.png)
* 'drm-radeon-fusion' of ../drm-radeon-next: drm/radeon/kms: add Ontario APU ucode loading support drm/radeon/kms: add Ontario Fusion APU pci ids drm/radeon/kms: enable MSIs on fusion APUs drm/radeon/kms: add power table parsing support for Ontario fusion APUs drm/radeon/kms: refactor atombios power state fetching drm/radeon/kms: add bo blit support for Ontario fusion APUs drm/radeon/kms: add thermal sensor support for fusion APUs drm/radeon/kms: fill in GPU init for AMD Ontario Fusion APUs drm/radeon/kms: add radeon_asic struct for AMD Ontario fusion APUs drm/radeon/kms: evergreen.c updates for fusion drm/radeon/kms: MC setup changes for fusion APUs drm/radeon/kms: move r7xx/evergreen to its own vram_gtt setup function drm/radeon/kms: add support for ss overrides on Fusion APUs drm/radeon/kms: Add support for external encoders on fusion APUs drm/radeon/kms: atom changes for DCE4.1 devices drm/radeon/kms: add new family id for AMD Ontario APUs drm/radeon/kms: upstream power table updates drm/radeon/kms: upstream atombios.h updates drm/radeon/kms: upstream ObjectID.h updates drm/radeon/kms: setup mc chremap properly on r7xx/evergreen
213 lines
5.9 KiB
C
213 lines
5.9 KiB
C
/*
|
|
* Copyright 2008 Advanced Micro Devices, Inc.
|
|
* Copyright 2008 Red Hat Inc.
|
|
* Copyright 2009 Jerome Glisse.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors: Dave Airlie
|
|
* Alex Deucher
|
|
* Jerome Glisse
|
|
*/
|
|
#include "drmP.h"
|
|
#include "drm_crtc_helper.h"
|
|
#include "radeon_drm.h"
|
|
#include "radeon_reg.h"
|
|
#include "radeon.h"
|
|
#include "atom.h"
|
|
|
|
irqreturn_t radeon_driver_irq_handler_kms(DRM_IRQ_ARGS)
|
|
{
|
|
struct drm_device *dev = (struct drm_device *) arg;
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
|
|
return radeon_irq_process(rdev);
|
|
}
|
|
|
|
/*
|
|
* Handle hotplug events outside the interrupt handler proper.
|
|
*/
|
|
static void radeon_hotplug_work_func(struct work_struct *work)
|
|
{
|
|
struct radeon_device *rdev = container_of(work, struct radeon_device,
|
|
hotplug_work);
|
|
struct drm_device *dev = rdev->ddev;
|
|
struct drm_mode_config *mode_config = &dev->mode_config;
|
|
struct drm_connector *connector;
|
|
|
|
if (mode_config->num_connector) {
|
|
list_for_each_entry(connector, &mode_config->connector_list, head)
|
|
radeon_connector_hotplug(connector);
|
|
}
|
|
/* Just fire off a uevent and let userspace tell us what to do */
|
|
drm_helper_hpd_irq_event(dev);
|
|
}
|
|
|
|
void radeon_driver_irq_preinstall_kms(struct drm_device *dev)
|
|
{
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
unsigned i;
|
|
|
|
INIT_WORK(&rdev->hotplug_work, radeon_hotplug_work_func);
|
|
|
|
/* Disable *all* interrupts */
|
|
rdev->irq.sw_int = false;
|
|
rdev->irq.gui_idle = false;
|
|
for (i = 0; i < rdev->num_crtc; i++)
|
|
rdev->irq.crtc_vblank_int[i] = false;
|
|
for (i = 0; i < 6; i++) {
|
|
rdev->irq.hpd[i] = false;
|
|
rdev->irq.pflip[i] = false;
|
|
}
|
|
radeon_irq_set(rdev);
|
|
/* Clear bits */
|
|
radeon_irq_process(rdev);
|
|
}
|
|
|
|
int radeon_driver_irq_postinstall_kms(struct drm_device *dev)
|
|
{
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
|
|
dev->max_vblank_count = 0x001fffff;
|
|
rdev->irq.sw_int = true;
|
|
radeon_irq_set(rdev);
|
|
return 0;
|
|
}
|
|
|
|
void radeon_driver_irq_uninstall_kms(struct drm_device *dev)
|
|
{
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
unsigned i;
|
|
|
|
if (rdev == NULL) {
|
|
return;
|
|
}
|
|
/* Disable *all* interrupts */
|
|
rdev->irq.sw_int = false;
|
|
rdev->irq.gui_idle = false;
|
|
for (i = 0; i < rdev->num_crtc; i++)
|
|
rdev->irq.crtc_vblank_int[i] = false;
|
|
for (i = 0; i < 6; i++) {
|
|
rdev->irq.hpd[i] = false;
|
|
rdev->irq.pflip[i] = false;
|
|
}
|
|
radeon_irq_set(rdev);
|
|
}
|
|
|
|
int radeon_irq_kms_init(struct radeon_device *rdev)
|
|
{
|
|
int r = 0;
|
|
|
|
spin_lock_init(&rdev->irq.sw_lock);
|
|
r = drm_vblank_init(rdev->ddev, rdev->num_crtc);
|
|
if (r) {
|
|
return r;
|
|
}
|
|
/* enable msi */
|
|
rdev->msi_enabled = 0;
|
|
/* MSIs don't seem to work reliably on all IGP
|
|
* chips. Disable MSI on them for now.
|
|
*/
|
|
if ((rdev->family >= CHIP_RV380) &&
|
|
((!(rdev->flags & RADEON_IS_IGP)) || (rdev->family >= CHIP_PALM)) &&
|
|
(!(rdev->flags & RADEON_IS_AGP))) {
|
|
int ret = pci_enable_msi(rdev->pdev);
|
|
if (!ret) {
|
|
rdev->msi_enabled = 1;
|
|
dev_info(rdev->dev, "radeon: using MSI.\n");
|
|
}
|
|
}
|
|
rdev->irq.installed = true;
|
|
r = drm_irq_install(rdev->ddev);
|
|
if (r) {
|
|
rdev->irq.installed = false;
|
|
return r;
|
|
}
|
|
DRM_INFO("radeon: irq initialized.\n");
|
|
return 0;
|
|
}
|
|
|
|
void radeon_irq_kms_fini(struct radeon_device *rdev)
|
|
{
|
|
drm_vblank_cleanup(rdev->ddev);
|
|
if (rdev->irq.installed) {
|
|
drm_irq_uninstall(rdev->ddev);
|
|
rdev->irq.installed = false;
|
|
if (rdev->msi_enabled)
|
|
pci_disable_msi(rdev->pdev);
|
|
}
|
|
}
|
|
|
|
void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev)
|
|
{
|
|
unsigned long irqflags;
|
|
|
|
spin_lock_irqsave(&rdev->irq.sw_lock, irqflags);
|
|
if (rdev->ddev->irq_enabled && (++rdev->irq.sw_refcount == 1)) {
|
|
rdev->irq.sw_int = true;
|
|
radeon_irq_set(rdev);
|
|
}
|
|
spin_unlock_irqrestore(&rdev->irq.sw_lock, irqflags);
|
|
}
|
|
|
|
void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev)
|
|
{
|
|
unsigned long irqflags;
|
|
|
|
spin_lock_irqsave(&rdev->irq.sw_lock, irqflags);
|
|
BUG_ON(rdev->ddev->irq_enabled && rdev->irq.sw_refcount <= 0);
|
|
if (rdev->ddev->irq_enabled && (--rdev->irq.sw_refcount == 0)) {
|
|
rdev->irq.sw_int = false;
|
|
radeon_irq_set(rdev);
|
|
}
|
|
spin_unlock_irqrestore(&rdev->irq.sw_lock, irqflags);
|
|
}
|
|
|
|
void radeon_irq_kms_pflip_irq_get(struct radeon_device *rdev, int crtc)
|
|
{
|
|
unsigned long irqflags;
|
|
|
|
if (crtc < 0 || crtc >= rdev->num_crtc)
|
|
return;
|
|
|
|
spin_lock_irqsave(&rdev->irq.pflip_lock[crtc], irqflags);
|
|
if (rdev->ddev->irq_enabled && (++rdev->irq.pflip_refcount[crtc] == 1)) {
|
|
rdev->irq.pflip[crtc] = true;
|
|
radeon_irq_set(rdev);
|
|
}
|
|
spin_unlock_irqrestore(&rdev->irq.pflip_lock[crtc], irqflags);
|
|
}
|
|
|
|
void radeon_irq_kms_pflip_irq_put(struct radeon_device *rdev, int crtc)
|
|
{
|
|
unsigned long irqflags;
|
|
|
|
if (crtc < 0 || crtc >= rdev->num_crtc)
|
|
return;
|
|
|
|
spin_lock_irqsave(&rdev->irq.pflip_lock[crtc], irqflags);
|
|
BUG_ON(rdev->ddev->irq_enabled && rdev->irq.pflip_refcount[crtc] <= 0);
|
|
if (rdev->ddev->irq_enabled && (--rdev->irq.pflip_refcount[crtc] == 0)) {
|
|
rdev->irq.pflip[crtc] = false;
|
|
radeon_irq_set(rdev);
|
|
}
|
|
spin_unlock_irqrestore(&rdev->irq.pflip_lock[crtc], irqflags);
|
|
}
|
|
|