1
0
Fork 0
alistair23-linux/drivers/mailbox
Anson Huang 17b860bbfc mailbox: imx: keep MU irq working during suspend/resume
During noirq suspend phase, mailbox MU irq will be masked
but many drivers still need to communicate with system
controller firmware via mailbox, if MU irq is masked, it
will cause RPC timeout as below:

[   23.372103] imx-scu scu: RPC send msg timeout

Setting MU irq to be wakeup source is NOT working as GIC
driver does NOT have .irq_set_wake implemented, so to
support suspend/resume, just make imx mailbox driver NOT
suspend, since MU is always a wakeup source on i.MX platforms
with system controller inside, and its power/clock is
maintained by system controller, mailbox driver no need
to manage them.

Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Signed-off-by: Jassi Brar <jaswinder.singh@linaro.org>
2019-03-11 02:51:43 -05:00
..
Kconfig mailbox: ZynqMP IPI mailbox controller 2019-03-06 20:34:20 -06:00
Makefile mailbox: ZynqMP IPI mailbox controller 2019-03-06 20:34:20 -06:00
arm_mhu.c
bcm-flexrm-mailbox.c
bcm-pdc-mailbox.c
bcm2835-mailbox.c
hi3660-mailbox.c
hi6220-mailbox.c
imx-mailbox.c mailbox: imx: keep MU irq working during suspend/resume 2019-03-11 02:51:43 -05:00
mailbox-altera.c
mailbox-sti.c
mailbox-test.c mailbox: mailbox-test: fix null pointer if no mmio 2019-03-06 20:33:14 -06:00
mailbox-xgene-slimpro.c
mailbox.c
mailbox.h
mtk-cmdq-mailbox.c
omap-mailbox.c
pcc.c
pl320-ipc.c
platform_mhu.c
qcom-apcs-ipc-mailbox.c
rockchip-mailbox.c
stm32-ipcc.c mailbox: stm32-ipcc: remove useless device_init_wakeup call 2019-03-06 20:33:59 -06:00
tegra-hsp.c mailbox: tegra-hsp: mark suspend function as __maybe_unused 2019-03-06 20:31:03 -06:00
ti-msgmgr.c
zynqmp-ipi-mailbox.c mailbox: ZynqMP IPI mailbox controller 2019-03-06 20:34:20 -06:00