26d34431ad
Add a clock driver for the cpu dynamic divider, this divider needs to have a flag set before setting the divider value then removed while writing the new value to the register. This drivers implements this behavior and will be used essentially on the Amlogic G12A and G12B SoCs for cpu clock trees. Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> Reviewed-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
21 lines
422 B
C
21 lines
422 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2019 BayLibre, SAS.
|
|
* Author: Neil Armstrong <narmstrong@baylibre.com>
|
|
*/
|
|
|
|
#ifndef __MESON_CLK_CPU_DYNDIV_H
|
|
#define __MESON_CLK_CPU_DYNDIV_H
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include "parm.h"
|
|
|
|
struct meson_clk_cpu_dyndiv_data {
|
|
struct parm div;
|
|
struct parm dyn;
|
|
};
|
|
|
|
extern const struct clk_ops meson_clk_cpu_dyndiv_ops;
|
|
|
|
#endif /* __MESON_CLK_CPU_DYNDIV_H */
|