6f52b16c5b
Many user space API headers are missing licensing information, which makes it hard for compliance tools to determine the correct license. By default are files without license information under the default license of the kernel, which is GPLV2. Marking them GPLV2 would exclude them from being included in non GPLV2 code, which is obviously not intended. The user space API headers fall under the syscall exception which is in the kernels COPYING file: NOTE! This copyright does *not* cover user programs that use kernel services by normal system calls - this is merely considered normal use of the kernel, and does *not* fall under the heading of "derived work". otherwise syscall usage would not be possible. Update the files which contain no license information with an SPDX license identifier. The chosen identifier is 'GPL-2.0 WITH Linux-syscall-note' which is the officially assigned identifier for the Linux syscall exception. SPDX license identifiers are a legally binding shorthand, which can be used instead of the full boiler plate text. This patch is based on work done by Thomas Gleixner and Kate Stewart and Philippe Ombredanne. See the previous patch in this series for the methodology of how this patch was researched. Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com> Reviewed-by: Thomas Gleixner <tglx@linutronix.de> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
54 lines
1.7 KiB
C
54 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
|
|
#ifndef _ASM_POWERPC_AUXVEC_H
|
|
#define _ASM_POWERPC_AUXVEC_H
|
|
|
|
/*
|
|
* We need to put in some extra aux table entries to tell glibc what
|
|
* the cache block size is, so it can use the dcbz instruction safely.
|
|
*/
|
|
#define AT_DCACHEBSIZE 19
|
|
#define AT_ICACHEBSIZE 20
|
|
#define AT_UCACHEBSIZE 21
|
|
/* A special ignored type value for PPC, for glibc compatibility. */
|
|
#define AT_IGNOREPPC 22
|
|
|
|
/* The vDSO location. We have to use the same value as x86 for glibc's
|
|
* sake :-)
|
|
*/
|
|
#define AT_SYSINFO_EHDR 33
|
|
|
|
/*
|
|
* AT_*CACHEBSIZE above represent the cache *block* size which is
|
|
* the size that is affected by the cache management instructions.
|
|
*
|
|
* It doesn't nececssarily matches the cache *line* size which is
|
|
* more of a performance tuning hint. Additionally the latter can
|
|
* be different for the different cache levels.
|
|
*
|
|
* The set of entries below represent more extensive information
|
|
* about the caches, in the form of two entry per cache type,
|
|
* one entry containing the cache size in bytes, and the other
|
|
* containing the cache line size in bytes in the bottom 16 bits
|
|
* and the cache associativity in the next 16 bits.
|
|
*
|
|
* The associativity is such that if N is the 16-bit value, the
|
|
* cache is N way set associative. A value if 0xffff means fully
|
|
* associative, a value of 1 means directly mapped.
|
|
*
|
|
* For all these fields, a value of 0 means that the information
|
|
* is not known.
|
|
*/
|
|
|
|
#define AT_L1I_CACHESIZE 40
|
|
#define AT_L1I_CACHEGEOMETRY 41
|
|
#define AT_L1D_CACHESIZE 42
|
|
#define AT_L1D_CACHEGEOMETRY 43
|
|
#define AT_L2_CACHESIZE 44
|
|
#define AT_L2_CACHEGEOMETRY 45
|
|
#define AT_L3_CACHESIZE 46
|
|
#define AT_L3_CACHEGEOMETRY 47
|
|
|
|
#define AT_VECTOR_SIZE_ARCH 14 /* entries in ARCH_DLINFO */
|
|
|
|
#endif
|