5460ab061e
Rework the device trees of the OPOS6UL and OPOS6ULDev boards to support the OPOS6UL SoM with an i.MX6ULL SoC. The device trees are now as following: - imx6ul-imx6ull-opos6ul.dtsi common for both i.MX6UL and i.MX6ULL OPOS6UL SoM. - imx6ul-opos6ul.dtsi for i.MX6UL OPOS6UL SoM. It includes imx6ul.dtsi and imx6ul-imx6ull-opos6ul.dtsi. - imx6ull-opos6ul.dtsi for i.MX6ULL OPOS6UL SoM. It includes imx6ull.dtsi and imx6ul-imx6ull-opos6ul.dtsi. - imx6ul-imx6ull-opos6uldev.dtsi OPOS6ULDev base device tree. - imx6ul-opos6uldev.dts OPOS6ULDev board with an i.MX6UL OPOS6UL SoM. It includes imx6ul-opos6ul.dtsi and imx6ul-imx6ull-opos6uldevdtsi. - imx6ull-opos6uldev.dts OPOS6ULDev board with an i.MX6ULL OPOS6UL SoM. It includes imx6ull-opos6ul.dtsi and imx6ul-imx6ull-opos6uldevdtsi. Signed-off-by: Sébastien Szymanski <sebastien.szymanski@armadeus.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
42 lines
1 KiB
Plaintext
42 lines
1 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0 OR MIT
|
|
//
|
|
// Copyright 2017 Armadeus Systems <support@armadeus.com>
|
|
|
|
/dts-v1/;
|
|
#include "imx6ul-opos6ul.dtsi"
|
|
#include "imx6ul-imx6ull-opos6uldev.dtsi"
|
|
|
|
/ {
|
|
model = "Armadeus Systems OPOS6UL SoM (i.MX6UL) on OPOS6ULDev board";
|
|
compatible = "armadeus,imx6ul-opos6uldev", "armadeus,imx6ul-opos6ul", "fsl,imx6ul";
|
|
};
|
|
|
|
&iomuxc {
|
|
pinctrl-0 = <&pinctrl_gpios>, <&pinctrl_tamper_gpios>;
|
|
|
|
pinctrl_tamper_gpios: tampergpiosgrp {
|
|
fsl,pins = <
|
|
MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x0b0b0
|
|
MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02 0x0b0b0
|
|
MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03 0x0b0b0
|
|
MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x0b0b0
|
|
MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05 0x0b0b0
|
|
MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x0b0b0
|
|
MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07 0x0b0b0
|
|
MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08 0x0b0b0
|
|
>;
|
|
};
|
|
|
|
pinctrl_usbotg2_vbus: usbotg2vbusgrp {
|
|
fsl,pins = <
|
|
MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09 0x1b0b0
|
|
>;
|
|
};
|
|
|
|
pinctrl_w1: w1grp {
|
|
fsl,pins = <
|
|
MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01 0x0b0b0
|
|
>;
|
|
};
|
|
};
|