e2eaa339af
Perform a mechanical translation of rd88f6281-setup.c into DT. Since the hardware differs between the A0 and A1 stepping, two dts files are used, and a .dtsi file for the common parts. The A0 part does not have a "wan" port on the switch and uses PHY address 10 to address the switch. The A1 part does have the "wan" port and uses address 0. Signed-off-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: Jason Cooper <jason@lakedaemon.net>
26 lines
723 B
Plaintext
26 lines
723 B
Plaintext
/*
|
|
* Marvell RD88F6181 A0 Board descrition
|
|
*
|
|
* Andrew Lunn <andrew@lunn.ch>
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*
|
|
* This file contains the definitions for the board with the A0 variant of
|
|
* the SoC. The ethernet switch does not have a "wan" port.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "kirkwood-rd88f6281.dtsi"
|
|
|
|
/ {
|
|
model = "Marvell RD88f6281 Reference design, with A0 SoC";
|
|
compatible = "marvell,rd88f6281-a0", "marvell,rd88f6281","marvell,kirkwood-88f6281", "marvell,kirkwood";
|
|
|
|
dsa@0 {
|
|
switch@0 {
|
|
reg = <10 0>; /* MDIO address 10, switch 0 in tree */
|
|
};
|
|
};
|
|
}; |