d2912cb15b
Based on 2 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation this program is free software you can redistribute it and or modify it under the terms of the gnu general public license version 2 as published by the free software foundation # extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 4122 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Enrico Weigelt <info@metux.net> Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190604081206.933168790@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
49 lines
1.3 KiB
C
49 lines
1.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (C) 2015 Freescale Semiconductor, Inc.
|
|
*/
|
|
|
|
#ifndef __LINUX_IMX7_IOMUXC_GPR_H
|
|
#define __LINUX_IMX7_IOMUXC_GPR_H
|
|
|
|
#define IOMUXC_GPR0 0x00
|
|
#define IOMUXC_GPR1 0x04
|
|
#define IOMUXC_GPR2 0x08
|
|
#define IOMUXC_GPR3 0x0c
|
|
#define IOMUXC_GPR4 0x10
|
|
#define IOMUXC_GPR5 0x14
|
|
#define IOMUXC_GPR6 0x18
|
|
#define IOMUXC_GPR7 0x1c
|
|
#define IOMUXC_GPR8 0x20
|
|
#define IOMUXC_GPR9 0x24
|
|
#define IOMUXC_GPR10 0x28
|
|
#define IOMUXC_GPR11 0x2c
|
|
#define IOMUXC_GPR12 0x30
|
|
#define IOMUXC_GPR13 0x34
|
|
#define IOMUXC_GPR14 0x38
|
|
#define IOMUXC_GPR15 0x3c
|
|
#define IOMUXC_GPR16 0x40
|
|
#define IOMUXC_GPR17 0x44
|
|
#define IOMUXC_GPR18 0x48
|
|
#define IOMUXC_GPR19 0x4c
|
|
#define IOMUXC_GPR20 0x50
|
|
#define IOMUXC_GPR21 0x54
|
|
#define IOMUXC_GPR22 0x58
|
|
|
|
/* For imx7d iomux gpr register field define */
|
|
#define IMX7D_GPR1_IRQ_MASK (0x1 << 12)
|
|
#define IMX7D_GPR1_ENET1_TX_CLK_SEL_MASK (0x1 << 13)
|
|
#define IMX7D_GPR1_ENET2_TX_CLK_SEL_MASK (0x1 << 14)
|
|
#define IMX7D_GPR1_ENET_TX_CLK_SEL_MASK (0x3 << 13)
|
|
#define IMX7D_GPR1_ENET1_CLK_DIR_MASK (0x1 << 17)
|
|
#define IMX7D_GPR1_ENET2_CLK_DIR_MASK (0x1 << 18)
|
|
#define IMX7D_GPR1_ENET_CLK_DIR_MASK (0x3 << 17)
|
|
|
|
#define IMX7D_GPR5_CSI_MUX_CONTROL_MIPI (0x1 << 4)
|
|
|
|
#define IMX7D_GPR12_PCIE_PHY_REFCLK_SEL BIT(5)
|
|
|
|
#define IMX7D_GPR22_PCIE_PHY_PLL_LOCKED BIT(31)
|
|
|
|
#endif /* __LINUX_IMX7_IOMUXC_GPR_H */
|