9952f6918d
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms and conditions of the gnu general public license version 2 as published by the free software foundation this program is distributed in the hope it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not see http www gnu org licenses extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 228 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Steve Winslow <swinslow@gmail.com> Reviewed-by: Richard Fontana <rfontana@redhat.com> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190528171438.107155473@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
66 lines
1.5 KiB
C
66 lines
1.5 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (C) 2012-2013 Xilinx
|
|
*
|
|
* CPU idle support for Xilinx Zynq
|
|
*
|
|
* based on arch/arm/mach-at91/cpuidle.c
|
|
*
|
|
* The cpu idle uses wait-for-interrupt and RAM self refresh in order
|
|
* to implement two idle states -
|
|
* #1 wait-for-interrupt
|
|
* #2 wait-for-interrupt and RAM self refresh
|
|
*
|
|
* Maintainer: Michal Simek <michal.simek@xilinx.com>
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/cpuidle.h>
|
|
#include <linux/platform_device.h>
|
|
#include <asm/cpuidle.h>
|
|
|
|
#define ZYNQ_MAX_STATES 2
|
|
|
|
/* Actual code that puts the SoC in different idle states */
|
|
static int zynq_enter_idle(struct cpuidle_device *dev,
|
|
struct cpuidle_driver *drv, int index)
|
|
{
|
|
/* Add code for DDR self refresh start */
|
|
cpu_do_idle();
|
|
|
|
return index;
|
|
}
|
|
|
|
static struct cpuidle_driver zynq_idle_driver = {
|
|
.name = "zynq_idle",
|
|
.owner = THIS_MODULE,
|
|
.states = {
|
|
ARM_CPUIDLE_WFI_STATE,
|
|
{
|
|
.enter = zynq_enter_idle,
|
|
.exit_latency = 10,
|
|
.target_residency = 10000,
|
|
.name = "RAM_SR",
|
|
.desc = "WFI and RAM Self Refresh",
|
|
},
|
|
},
|
|
.safe_state_index = 0,
|
|
.state_count = ZYNQ_MAX_STATES,
|
|
};
|
|
|
|
/* Initialize CPU idle by registering the idle states */
|
|
static int zynq_cpuidle_probe(struct platform_device *pdev)
|
|
{
|
|
pr_info("Xilinx Zynq CpuIdle Driver started\n");
|
|
|
|
return cpuidle_register(&zynq_idle_driver, NULL);
|
|
}
|
|
|
|
static struct platform_driver zynq_cpuidle_driver = {
|
|
.driver = {
|
|
.name = "cpuidle-zynq",
|
|
},
|
|
.probe = zynq_cpuidle_probe,
|
|
};
|
|
builtin_platform_driver(zynq_cpuidle_driver);
|