![Stephen Warren](/assets/img/avatar_default.png)
Use ioremap to obtain access to registers instead of using static mappings. This reduces the number of users of the static mappings, which will eventually allow them to be removed. Note that on Tegra30, the number of register "banks" will decrease to 2, and the packing of specific bits into registers will change significantly. That's why this change adds the "*_bank" fields to the pingroup tables, rather than implementing some more hard-coded scheme. Also, completely remove the implementation of suspend/resume; Tegra doesn't yet support suspend/resume, and the implementation is complex for the general pinmux driver: * Not all registers are used within each bank, so we probably shouldn't just iterate over every register in the bank, and save/restore it, since that would mean touching undefined registers. * Registers are shared between pingroups, so we can't simply iterate over each pingroup, and save/restore the registers it uses. It'd probably be best have probe() calculate a bitmask of actually-used registers for each bank, and have suspend/resume iterate over those bitmaps. Oh, and Real Soon Now, I should be looking into converting this driver to the new pinmux/pinctrl subsystem, so I didn't want to put too much work into the current incarnation. v2: s/space/bank/ to match comments on reg_* fields in pinmux.h. Re-order bank/reg parameters to pg_readl/pg_writel. Signed-off-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Olof Johansson <olof@lixom.net>
927 lines
22 KiB
C
927 lines
22 KiB
C
/*
|
|
* linux/arch/arm/mach-tegra/pinmux.c
|
|
*
|
|
* Copyright (C) 2010 Google, Inc.
|
|
*
|
|
* This software is licensed under the terms of the GNU General Public
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
* may be copied, distributed, and modified under those terms.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/module.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/spinlock.h>
|
|
#include <linux/io.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <mach/iomap.h>
|
|
#include <mach/pinmux.h>
|
|
|
|
#define HSM_EN(reg) (((reg) >> 2) & 0x1)
|
|
#define SCHMT_EN(reg) (((reg) >> 3) & 0x1)
|
|
#define LPMD(reg) (((reg) >> 4) & 0x3)
|
|
#define DRVDN(reg) (((reg) >> 12) & 0x1f)
|
|
#define DRVUP(reg) (((reg) >> 20) & 0x1f)
|
|
#define SLWR(reg) (((reg) >> 28) & 0x3)
|
|
#define SLWF(reg) (((reg) >> 30) & 0x3)
|
|
|
|
static const struct tegra_pingroup_desc *const pingroups = tegra_soc_pingroups;
|
|
static const struct tegra_drive_pingroup_desc *const drive_pingroups = tegra_soc_drive_pingroups;
|
|
|
|
static char *tegra_mux_names[TEGRA_MAX_MUX] = {
|
|
[TEGRA_MUX_AHB_CLK] = "AHB_CLK",
|
|
[TEGRA_MUX_APB_CLK] = "APB_CLK",
|
|
[TEGRA_MUX_AUDIO_SYNC] = "AUDIO_SYNC",
|
|
[TEGRA_MUX_CRT] = "CRT",
|
|
[TEGRA_MUX_DAP1] = "DAP1",
|
|
[TEGRA_MUX_DAP2] = "DAP2",
|
|
[TEGRA_MUX_DAP3] = "DAP3",
|
|
[TEGRA_MUX_DAP4] = "DAP4",
|
|
[TEGRA_MUX_DAP5] = "DAP5",
|
|
[TEGRA_MUX_DISPLAYA] = "DISPLAYA",
|
|
[TEGRA_MUX_DISPLAYB] = "DISPLAYB",
|
|
[TEGRA_MUX_EMC_TEST0_DLL] = "EMC_TEST0_DLL",
|
|
[TEGRA_MUX_EMC_TEST1_DLL] = "EMC_TEST1_DLL",
|
|
[TEGRA_MUX_GMI] = "GMI",
|
|
[TEGRA_MUX_GMI_INT] = "GMI_INT",
|
|
[TEGRA_MUX_HDMI] = "HDMI",
|
|
[TEGRA_MUX_I2C] = "I2C",
|
|
[TEGRA_MUX_I2C2] = "I2C2",
|
|
[TEGRA_MUX_I2C3] = "I2C3",
|
|
[TEGRA_MUX_IDE] = "IDE",
|
|
[TEGRA_MUX_IRDA] = "IRDA",
|
|
[TEGRA_MUX_KBC] = "KBC",
|
|
[TEGRA_MUX_MIO] = "MIO",
|
|
[TEGRA_MUX_MIPI_HS] = "MIPI_HS",
|
|
[TEGRA_MUX_NAND] = "NAND",
|
|
[TEGRA_MUX_OSC] = "OSC",
|
|
[TEGRA_MUX_OWR] = "OWR",
|
|
[TEGRA_MUX_PCIE] = "PCIE",
|
|
[TEGRA_MUX_PLLA_OUT] = "PLLA_OUT",
|
|
[TEGRA_MUX_PLLC_OUT1] = "PLLC_OUT1",
|
|
[TEGRA_MUX_PLLM_OUT1] = "PLLM_OUT1",
|
|
[TEGRA_MUX_PLLP_OUT2] = "PLLP_OUT2",
|
|
[TEGRA_MUX_PLLP_OUT3] = "PLLP_OUT3",
|
|
[TEGRA_MUX_PLLP_OUT4] = "PLLP_OUT4",
|
|
[TEGRA_MUX_PWM] = "PWM",
|
|
[TEGRA_MUX_PWR_INTR] = "PWR_INTR",
|
|
[TEGRA_MUX_PWR_ON] = "PWR_ON",
|
|
[TEGRA_MUX_RTCK] = "RTCK",
|
|
[TEGRA_MUX_SDIO1] = "SDIO1",
|
|
[TEGRA_MUX_SDIO2] = "SDIO2",
|
|
[TEGRA_MUX_SDIO3] = "SDIO3",
|
|
[TEGRA_MUX_SDIO4] = "SDIO4",
|
|
[TEGRA_MUX_SFLASH] = "SFLASH",
|
|
[TEGRA_MUX_SPDIF] = "SPDIF",
|
|
[TEGRA_MUX_SPI1] = "SPI1",
|
|
[TEGRA_MUX_SPI2] = "SPI2",
|
|
[TEGRA_MUX_SPI2_ALT] = "SPI2_ALT",
|
|
[TEGRA_MUX_SPI3] = "SPI3",
|
|
[TEGRA_MUX_SPI4] = "SPI4",
|
|
[TEGRA_MUX_TRACE] = "TRACE",
|
|
[TEGRA_MUX_TWC] = "TWC",
|
|
[TEGRA_MUX_UARTA] = "UARTA",
|
|
[TEGRA_MUX_UARTB] = "UARTB",
|
|
[TEGRA_MUX_UARTC] = "UARTC",
|
|
[TEGRA_MUX_UARTD] = "UARTD",
|
|
[TEGRA_MUX_UARTE] = "UARTE",
|
|
[TEGRA_MUX_ULPI] = "ULPI",
|
|
[TEGRA_MUX_VI] = "VI",
|
|
[TEGRA_MUX_VI_SENSOR_CLK] = "VI_SENSOR_CLK",
|
|
[TEGRA_MUX_XIO] = "XIO",
|
|
[TEGRA_MUX_SAFE] = "<safe>",
|
|
};
|
|
|
|
static const char *tegra_drive_names[TEGRA_MAX_DRIVE] = {
|
|
[TEGRA_DRIVE_DIV_8] = "DIV_8",
|
|
[TEGRA_DRIVE_DIV_4] = "DIV_4",
|
|
[TEGRA_DRIVE_DIV_2] = "DIV_2",
|
|
[TEGRA_DRIVE_DIV_1] = "DIV_1",
|
|
};
|
|
|
|
static const char *tegra_slew_names[TEGRA_MAX_SLEW] = {
|
|
[TEGRA_SLEW_FASTEST] = "FASTEST",
|
|
[TEGRA_SLEW_FAST] = "FAST",
|
|
[TEGRA_SLEW_SLOW] = "SLOW",
|
|
[TEGRA_SLEW_SLOWEST] = "SLOWEST",
|
|
};
|
|
|
|
static DEFINE_SPINLOCK(mux_lock);
|
|
|
|
static const char *pingroup_name(enum tegra_pingroup pg)
|
|
{
|
|
if (pg < 0 || pg >= TEGRA_MAX_PINGROUP)
|
|
return "<UNKNOWN>";
|
|
|
|
return pingroups[pg].name;
|
|
}
|
|
|
|
static const char *func_name(enum tegra_mux_func func)
|
|
{
|
|
if (func == TEGRA_MUX_RSVD1)
|
|
return "RSVD1";
|
|
|
|
if (func == TEGRA_MUX_RSVD2)
|
|
return "RSVD2";
|
|
|
|
if (func == TEGRA_MUX_RSVD3)
|
|
return "RSVD3";
|
|
|
|
if (func == TEGRA_MUX_RSVD4)
|
|
return "RSVD4";
|
|
|
|
if (func == TEGRA_MUX_NONE)
|
|
return "NONE";
|
|
|
|
if (func < 0 || func >= TEGRA_MAX_MUX)
|
|
return "<UNKNOWN>";
|
|
|
|
return tegra_mux_names[func];
|
|
}
|
|
|
|
|
|
static const char *tri_name(unsigned long val)
|
|
{
|
|
return val ? "TRISTATE" : "NORMAL";
|
|
}
|
|
|
|
static const char *pupd_name(unsigned long val)
|
|
{
|
|
switch (val) {
|
|
case 0:
|
|
return "NORMAL";
|
|
|
|
case 1:
|
|
return "PULL_DOWN";
|
|
|
|
case 2:
|
|
return "PULL_UP";
|
|
|
|
default:
|
|
return "RSVD";
|
|
}
|
|
}
|
|
|
|
static int nbanks;
|
|
static void __iomem **regs;
|
|
|
|
static inline u32 pg_readl(u32 bank, u32 reg)
|
|
{
|
|
return readl(regs[bank] + reg);
|
|
}
|
|
|
|
static inline void pg_writel(u32 val, u32 bank, u32 reg)
|
|
{
|
|
writel(val, regs[bank] + reg);
|
|
}
|
|
|
|
static int tegra_pinmux_set_func(const struct tegra_pingroup_config *config)
|
|
{
|
|
int mux = -1;
|
|
int i;
|
|
unsigned long reg;
|
|
unsigned long flags;
|
|
enum tegra_pingroup pg = config->pingroup;
|
|
enum tegra_mux_func func = config->func;
|
|
|
|
if (pg < 0 || pg >= TEGRA_MAX_PINGROUP)
|
|
return -ERANGE;
|
|
|
|
if (pingroups[pg].mux_reg < 0)
|
|
return -EINVAL;
|
|
|
|
if (func < 0)
|
|
return -ERANGE;
|
|
|
|
if (func == TEGRA_MUX_SAFE)
|
|
func = pingroups[pg].func_safe;
|
|
|
|
if (func & TEGRA_MUX_RSVD) {
|
|
mux = func & 0x3;
|
|
} else {
|
|
for (i = 0; i < 4; i++) {
|
|
if (pingroups[pg].funcs[i] == func) {
|
|
mux = i;
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
if (mux < 0)
|
|
return -EINVAL;
|
|
|
|
spin_lock_irqsave(&mux_lock, flags);
|
|
|
|
reg = pg_readl(pingroups[pg].mux_bank, pingroups[pg].mux_reg);
|
|
reg &= ~(0x3 << pingroups[pg].mux_bit);
|
|
reg |= mux << pingroups[pg].mux_bit;
|
|
pg_writel(reg, pingroups[pg].mux_bank, pingroups[pg].mux_reg);
|
|
|
|
spin_unlock_irqrestore(&mux_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int tegra_pinmux_set_tristate(enum tegra_pingroup pg,
|
|
enum tegra_tristate tristate)
|
|
{
|
|
unsigned long reg;
|
|
unsigned long flags;
|
|
|
|
if (pg < 0 || pg >= TEGRA_MAX_PINGROUP)
|
|
return -ERANGE;
|
|
|
|
if (pingroups[pg].tri_reg < 0)
|
|
return -EINVAL;
|
|
|
|
spin_lock_irqsave(&mux_lock, flags);
|
|
|
|
reg = pg_readl(pingroups[pg].tri_bank, pingroups[pg].tri_reg);
|
|
reg &= ~(0x1 << pingroups[pg].tri_bit);
|
|
if (tristate)
|
|
reg |= 1 << pingroups[pg].tri_bit;
|
|
pg_writel(reg, pingroups[pg].tri_bank, pingroups[pg].tri_reg);
|
|
|
|
spin_unlock_irqrestore(&mux_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int tegra_pinmux_set_pullupdown(enum tegra_pingroup pg,
|
|
enum tegra_pullupdown pupd)
|
|
{
|
|
unsigned long reg;
|
|
unsigned long flags;
|
|
|
|
if (pg < 0 || pg >= TEGRA_MAX_PINGROUP)
|
|
return -ERANGE;
|
|
|
|
if (pingroups[pg].pupd_reg < 0)
|
|
return -EINVAL;
|
|
|
|
if (pupd != TEGRA_PUPD_NORMAL &&
|
|
pupd != TEGRA_PUPD_PULL_DOWN &&
|
|
pupd != TEGRA_PUPD_PULL_UP)
|
|
return -EINVAL;
|
|
|
|
|
|
spin_lock_irqsave(&mux_lock, flags);
|
|
|
|
reg = pg_readl(pingroups[pg].pupd_bank, pingroups[pg].pupd_reg);
|
|
reg &= ~(0x3 << pingroups[pg].pupd_bit);
|
|
reg |= pupd << pingroups[pg].pupd_bit;
|
|
pg_writel(reg, pingroups[pg].pupd_bank, pingroups[pg].pupd_reg);
|
|
|
|
spin_unlock_irqrestore(&mux_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void tegra_pinmux_config_pingroup(const struct tegra_pingroup_config *config)
|
|
{
|
|
enum tegra_pingroup pingroup = config->pingroup;
|
|
enum tegra_mux_func func = config->func;
|
|
enum tegra_pullupdown pupd = config->pupd;
|
|
enum tegra_tristate tristate = config->tristate;
|
|
int err;
|
|
|
|
if (pingroups[pingroup].mux_reg >= 0) {
|
|
err = tegra_pinmux_set_func(config);
|
|
if (err < 0)
|
|
pr_err("pinmux: can't set pingroup %s func to %s: %d\n",
|
|
pingroup_name(pingroup), func_name(func), err);
|
|
}
|
|
|
|
if (pingroups[pingroup].pupd_reg >= 0) {
|
|
err = tegra_pinmux_set_pullupdown(pingroup, pupd);
|
|
if (err < 0)
|
|
pr_err("pinmux: can't set pingroup %s pullupdown to %s: %d\n",
|
|
pingroup_name(pingroup), pupd_name(pupd), err);
|
|
}
|
|
|
|
if (pingroups[pingroup].tri_reg >= 0) {
|
|
err = tegra_pinmux_set_tristate(pingroup, tristate);
|
|
if (err < 0)
|
|
pr_err("pinmux: can't set pingroup %s tristate to %s: %d\n",
|
|
pingroup_name(pingroup), tri_name(func), err);
|
|
}
|
|
}
|
|
|
|
void tegra_pinmux_config_table(const struct tegra_pingroup_config *config, int len)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < len; i++)
|
|
tegra_pinmux_config_pingroup(&config[i]);
|
|
}
|
|
|
|
static const char *drive_pinmux_name(enum tegra_drive_pingroup pg)
|
|
{
|
|
if (pg < 0 || pg >= TEGRA_MAX_DRIVE_PINGROUP)
|
|
return "<UNKNOWN>";
|
|
|
|
return drive_pingroups[pg].name;
|
|
}
|
|
|
|
static const char *enable_name(unsigned long val)
|
|
{
|
|
return val ? "ENABLE" : "DISABLE";
|
|
}
|
|
|
|
static const char *drive_name(unsigned long val)
|
|
{
|
|
if (val >= TEGRA_MAX_DRIVE)
|
|
return "<UNKNOWN>";
|
|
|
|
return tegra_drive_names[val];
|
|
}
|
|
|
|
static const char *slew_name(unsigned long val)
|
|
{
|
|
if (val >= TEGRA_MAX_SLEW)
|
|
return "<UNKNOWN>";
|
|
|
|
return tegra_slew_names[val];
|
|
}
|
|
|
|
static int tegra_drive_pinmux_set_hsm(enum tegra_drive_pingroup pg,
|
|
enum tegra_hsm hsm)
|
|
{
|
|
unsigned long flags;
|
|
u32 reg;
|
|
if (pg < 0 || pg >= TEGRA_MAX_DRIVE_PINGROUP)
|
|
return -ERANGE;
|
|
|
|
if (hsm != TEGRA_HSM_ENABLE && hsm != TEGRA_HSM_DISABLE)
|
|
return -EINVAL;
|
|
|
|
spin_lock_irqsave(&mux_lock, flags);
|
|
|
|
reg = pg_readl(drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
if (hsm == TEGRA_HSM_ENABLE)
|
|
reg |= (1 << 2);
|
|
else
|
|
reg &= ~(1 << 2);
|
|
pg_writel(reg, drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
|
|
spin_unlock_irqrestore(&mux_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tegra_drive_pinmux_set_schmitt(enum tegra_drive_pingroup pg,
|
|
enum tegra_schmitt schmitt)
|
|
{
|
|
unsigned long flags;
|
|
u32 reg;
|
|
if (pg < 0 || pg >= TEGRA_MAX_DRIVE_PINGROUP)
|
|
return -ERANGE;
|
|
|
|
if (schmitt != TEGRA_SCHMITT_ENABLE && schmitt != TEGRA_SCHMITT_DISABLE)
|
|
return -EINVAL;
|
|
|
|
spin_lock_irqsave(&mux_lock, flags);
|
|
|
|
reg = pg_readl(drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
if (schmitt == TEGRA_SCHMITT_ENABLE)
|
|
reg |= (1 << 3);
|
|
else
|
|
reg &= ~(1 << 3);
|
|
pg_writel(reg, drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
|
|
spin_unlock_irqrestore(&mux_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tegra_drive_pinmux_set_drive(enum tegra_drive_pingroup pg,
|
|
enum tegra_drive drive)
|
|
{
|
|
unsigned long flags;
|
|
u32 reg;
|
|
if (pg < 0 || pg >= TEGRA_MAX_DRIVE_PINGROUP)
|
|
return -ERANGE;
|
|
|
|
if (drive < 0 || drive >= TEGRA_MAX_DRIVE)
|
|
return -EINVAL;
|
|
|
|
spin_lock_irqsave(&mux_lock, flags);
|
|
|
|
reg = pg_readl(drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
reg &= ~(0x3 << 4);
|
|
reg |= drive << 4;
|
|
pg_writel(reg, drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
|
|
spin_unlock_irqrestore(&mux_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tegra_drive_pinmux_set_pull_down(enum tegra_drive_pingroup pg,
|
|
enum tegra_pull_strength pull_down)
|
|
{
|
|
unsigned long flags;
|
|
u32 reg;
|
|
if (pg < 0 || pg >= TEGRA_MAX_DRIVE_PINGROUP)
|
|
return -ERANGE;
|
|
|
|
if (pull_down < 0 || pull_down >= TEGRA_MAX_PULL)
|
|
return -EINVAL;
|
|
|
|
spin_lock_irqsave(&mux_lock, flags);
|
|
|
|
reg = pg_readl(drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
reg &= ~(0x1f << 12);
|
|
reg |= pull_down << 12;
|
|
pg_writel(reg, drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
|
|
spin_unlock_irqrestore(&mux_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tegra_drive_pinmux_set_pull_up(enum tegra_drive_pingroup pg,
|
|
enum tegra_pull_strength pull_up)
|
|
{
|
|
unsigned long flags;
|
|
u32 reg;
|
|
if (pg < 0 || pg >= TEGRA_MAX_DRIVE_PINGROUP)
|
|
return -ERANGE;
|
|
|
|
if (pull_up < 0 || pull_up >= TEGRA_MAX_PULL)
|
|
return -EINVAL;
|
|
|
|
spin_lock_irqsave(&mux_lock, flags);
|
|
|
|
reg = pg_readl(drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
reg &= ~(0x1f << 12);
|
|
reg |= pull_up << 12;
|
|
pg_writel(reg, drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
|
|
spin_unlock_irqrestore(&mux_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tegra_drive_pinmux_set_slew_rising(enum tegra_drive_pingroup pg,
|
|
enum tegra_slew slew_rising)
|
|
{
|
|
unsigned long flags;
|
|
u32 reg;
|
|
if (pg < 0 || pg >= TEGRA_MAX_DRIVE_PINGROUP)
|
|
return -ERANGE;
|
|
|
|
if (slew_rising < 0 || slew_rising >= TEGRA_MAX_SLEW)
|
|
return -EINVAL;
|
|
|
|
spin_lock_irqsave(&mux_lock, flags);
|
|
|
|
reg = pg_readl(drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
reg &= ~(0x3 << 28);
|
|
reg |= slew_rising << 28;
|
|
pg_writel(reg, drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
|
|
spin_unlock_irqrestore(&mux_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int tegra_drive_pinmux_set_slew_falling(enum tegra_drive_pingroup pg,
|
|
enum tegra_slew slew_falling)
|
|
{
|
|
unsigned long flags;
|
|
u32 reg;
|
|
if (pg < 0 || pg >= TEGRA_MAX_DRIVE_PINGROUP)
|
|
return -ERANGE;
|
|
|
|
if (slew_falling < 0 || slew_falling >= TEGRA_MAX_SLEW)
|
|
return -EINVAL;
|
|
|
|
spin_lock_irqsave(&mux_lock, flags);
|
|
|
|
reg = pg_readl(drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
reg &= ~(0x3 << 30);
|
|
reg |= slew_falling << 30;
|
|
pg_writel(reg, drive_pingroups[pg].reg_bank, drive_pingroups[pg].reg);
|
|
|
|
spin_unlock_irqrestore(&mux_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void tegra_drive_pinmux_config_pingroup(enum tegra_drive_pingroup pingroup,
|
|
enum tegra_hsm hsm,
|
|
enum tegra_schmitt schmitt,
|
|
enum tegra_drive drive,
|
|
enum tegra_pull_strength pull_down,
|
|
enum tegra_pull_strength pull_up,
|
|
enum tegra_slew slew_rising,
|
|
enum tegra_slew slew_falling)
|
|
{
|
|
int err;
|
|
|
|
err = tegra_drive_pinmux_set_hsm(pingroup, hsm);
|
|
if (err < 0)
|
|
pr_err("pinmux: can't set pingroup %s hsm to %s: %d\n",
|
|
drive_pinmux_name(pingroup),
|
|
enable_name(hsm), err);
|
|
|
|
err = tegra_drive_pinmux_set_schmitt(pingroup, schmitt);
|
|
if (err < 0)
|
|
pr_err("pinmux: can't set pingroup %s schmitt to %s: %d\n",
|
|
drive_pinmux_name(pingroup),
|
|
enable_name(schmitt), err);
|
|
|
|
err = tegra_drive_pinmux_set_drive(pingroup, drive);
|
|
if (err < 0)
|
|
pr_err("pinmux: can't set pingroup %s drive to %s: %d\n",
|
|
drive_pinmux_name(pingroup),
|
|
drive_name(drive), err);
|
|
|
|
err = tegra_drive_pinmux_set_pull_down(pingroup, pull_down);
|
|
if (err < 0)
|
|
pr_err("pinmux: can't set pingroup %s pull down to %d: %d\n",
|
|
drive_pinmux_name(pingroup),
|
|
pull_down, err);
|
|
|
|
err = tegra_drive_pinmux_set_pull_up(pingroup, pull_up);
|
|
if (err < 0)
|
|
pr_err("pinmux: can't set pingroup %s pull up to %d: %d\n",
|
|
drive_pinmux_name(pingroup),
|
|
pull_up, err);
|
|
|
|
err = tegra_drive_pinmux_set_slew_rising(pingroup, slew_rising);
|
|
if (err < 0)
|
|
pr_err("pinmux: can't set pingroup %s rising slew to %s: %d\n",
|
|
drive_pinmux_name(pingroup),
|
|
slew_name(slew_rising), err);
|
|
|
|
err = tegra_drive_pinmux_set_slew_falling(pingroup, slew_falling);
|
|
if (err < 0)
|
|
pr_err("pinmux: can't set pingroup %s falling slew to %s: %d\n",
|
|
drive_pinmux_name(pingroup),
|
|
slew_name(slew_falling), err);
|
|
}
|
|
|
|
void tegra_drive_pinmux_config_table(struct tegra_drive_pingroup_config *config,
|
|
int len)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < len; i++)
|
|
tegra_drive_pinmux_config_pingroup(config[i].pingroup,
|
|
config[i].hsm,
|
|
config[i].schmitt,
|
|
config[i].drive,
|
|
config[i].pull_down,
|
|
config[i].pull_up,
|
|
config[i].slew_rising,
|
|
config[i].slew_falling);
|
|
}
|
|
|
|
void tegra_pinmux_set_safe_pinmux_table(const struct tegra_pingroup_config *config,
|
|
int len)
|
|
{
|
|
int i;
|
|
struct tegra_pingroup_config c;
|
|
|
|
for (i = 0; i < len; i++) {
|
|
int err;
|
|
c = config[i];
|
|
if (c.pingroup < 0 || c.pingroup >= TEGRA_MAX_PINGROUP) {
|
|
WARN_ON(1);
|
|
continue;
|
|
}
|
|
c.func = pingroups[c.pingroup].func_safe;
|
|
err = tegra_pinmux_set_func(&c);
|
|
if (err < 0)
|
|
pr_err("%s: tegra_pinmux_set_func returned %d setting "
|
|
"%s to %s\n", __func__, err,
|
|
pingroup_name(c.pingroup), func_name(c.func));
|
|
}
|
|
}
|
|
|
|
void tegra_pinmux_config_pinmux_table(const struct tegra_pingroup_config *config,
|
|
int len)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < len; i++) {
|
|
int err;
|
|
if (config[i].pingroup < 0 ||
|
|
config[i].pingroup >= TEGRA_MAX_PINGROUP) {
|
|
WARN_ON(1);
|
|
continue;
|
|
}
|
|
err = tegra_pinmux_set_func(&config[i]);
|
|
if (err < 0)
|
|
pr_err("%s: tegra_pinmux_set_func returned %d setting "
|
|
"%s to %s\n", __func__, err,
|
|
pingroup_name(config[i].pingroup),
|
|
func_name(config[i].func));
|
|
}
|
|
}
|
|
|
|
void tegra_pinmux_config_tristate_table(const struct tegra_pingroup_config *config,
|
|
int len, enum tegra_tristate tristate)
|
|
{
|
|
int i;
|
|
int err;
|
|
enum tegra_pingroup pingroup;
|
|
|
|
for (i = 0; i < len; i++) {
|
|
pingroup = config[i].pingroup;
|
|
if (pingroups[pingroup].tri_reg >= 0) {
|
|
err = tegra_pinmux_set_tristate(pingroup, tristate);
|
|
if (err < 0)
|
|
pr_err("pinmux: can't set pingroup %s tristate"
|
|
" to %s: %d\n", pingroup_name(pingroup),
|
|
tri_name(tristate), err);
|
|
}
|
|
}
|
|
}
|
|
|
|
void tegra_pinmux_config_pullupdown_table(const struct tegra_pingroup_config *config,
|
|
int len, enum tegra_pullupdown pupd)
|
|
{
|
|
int i;
|
|
int err;
|
|
enum tegra_pingroup pingroup;
|
|
|
|
for (i = 0; i < len; i++) {
|
|
pingroup = config[i].pingroup;
|
|
if (pingroups[pingroup].pupd_reg >= 0) {
|
|
err = tegra_pinmux_set_pullupdown(pingroup, pupd);
|
|
if (err < 0)
|
|
pr_err("pinmux: can't set pingroup %s pullupdown"
|
|
" to %s: %d\n", pingroup_name(pingroup),
|
|
pupd_name(pupd), err);
|
|
}
|
|
}
|
|
}
|
|
|
|
static int __devinit tegra_pinmux_probe(struct platform_device *pdev)
|
|
{
|
|
struct resource *res;
|
|
int i;
|
|
int config_bad = 0;
|
|
|
|
for (i = 0; ; i++) {
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, i);
|
|
if (!res)
|
|
break;
|
|
}
|
|
nbanks = i;
|
|
|
|
for (i = 0; i < TEGRA_MAX_PINGROUP; i++) {
|
|
if (pingroups[i].tri_bank >= nbanks) {
|
|
dev_err(&pdev->dev, "pingroup %d: bad tri_bank\n", i);
|
|
config_bad = 1;
|
|
}
|
|
|
|
if (pingroups[i].mux_bank >= nbanks) {
|
|
dev_err(&pdev->dev, "pingroup %d: bad mux_bank\n", i);
|
|
config_bad = 1;
|
|
}
|
|
|
|
if (pingroups[i].pupd_bank >= nbanks) {
|
|
dev_err(&pdev->dev, "pingroup %d: bad pupd_bank\n", i);
|
|
config_bad = 1;
|
|
}
|
|
}
|
|
|
|
for (i = 0; i < TEGRA_MAX_DRIVE_PINGROUP; i++) {
|
|
if (drive_pingroups[i].reg_bank >= nbanks) {
|
|
dev_err(&pdev->dev,
|
|
"drive pingroup %d: bad reg_bank\n", i);
|
|
config_bad = 1;
|
|
}
|
|
}
|
|
|
|
if (config_bad)
|
|
return -ENODEV;
|
|
|
|
regs = devm_kzalloc(&pdev->dev, nbanks * sizeof(*regs), GFP_KERNEL);
|
|
if (!regs) {
|
|
dev_err(&pdev->dev, "Can't alloc regs pointer\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
for (i = 0; i < nbanks; i++) {
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, i);
|
|
if (!res) {
|
|
dev_err(&pdev->dev, "Missing MEM resource\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
if (!devm_request_mem_region(&pdev->dev, res->start,
|
|
resource_size(res),
|
|
dev_name(&pdev->dev))) {
|
|
dev_err(&pdev->dev,
|
|
"Couldn't request MEM resource %d\n", i);
|
|
return -ENODEV;
|
|
}
|
|
|
|
regs[i] = devm_ioremap(&pdev->dev, res->start,
|
|
resource_size(res));
|
|
if (!regs) {
|
|
dev_err(&pdev->dev, "Couldn't ioremap regs %d\n", i);
|
|
return -ENODEV;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct of_device_id tegra_pinmux_of_match[] __devinitdata = {
|
|
{ .compatible = "nvidia,tegra20-pinmux", },
|
|
{ },
|
|
};
|
|
|
|
static struct platform_driver tegra_pinmux_driver = {
|
|
.driver = {
|
|
.name = "tegra-pinmux",
|
|
.owner = THIS_MODULE,
|
|
.of_match_table = tegra_pinmux_of_match,
|
|
},
|
|
.probe = tegra_pinmux_probe,
|
|
};
|
|
|
|
static int __init tegra_pinmux_init(void)
|
|
{
|
|
return platform_driver_register(&tegra_pinmux_driver);
|
|
}
|
|
postcore_initcall(tegra_pinmux_init);
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
|
|
#include <linux/debugfs.h>
|
|
#include <linux/seq_file.h>
|
|
|
|
static void dbg_pad_field(struct seq_file *s, int len)
|
|
{
|
|
seq_putc(s, ',');
|
|
|
|
while (len-- > -1)
|
|
seq_putc(s, ' ');
|
|
}
|
|
|
|
static int dbg_pinmux_show(struct seq_file *s, void *unused)
|
|
{
|
|
int i;
|
|
int len;
|
|
|
|
for (i = 0; i < TEGRA_MAX_PINGROUP; i++) {
|
|
unsigned long reg;
|
|
unsigned long tri;
|
|
unsigned long mux;
|
|
unsigned long pupd;
|
|
|
|
seq_printf(s, "\t{TEGRA_PINGROUP_%s", pingroups[i].name);
|
|
len = strlen(pingroups[i].name);
|
|
dbg_pad_field(s, 5 - len);
|
|
|
|
if (pingroups[i].mux_reg < 0) {
|
|
seq_printf(s, "TEGRA_MUX_NONE");
|
|
len = strlen("NONE");
|
|
} else {
|
|
reg = pg_readl(pingroups[i].mux_bank,
|
|
pingroups[i].mux_reg);
|
|
mux = (reg >> pingroups[i].mux_bit) & 0x3;
|
|
if (pingroups[i].funcs[mux] == TEGRA_MUX_RSVD) {
|
|
seq_printf(s, "TEGRA_MUX_RSVD%1lu", mux+1);
|
|
len = 5;
|
|
} else {
|
|
seq_printf(s, "TEGRA_MUX_%s",
|
|
tegra_mux_names[pingroups[i].funcs[mux]]);
|
|
len = strlen(tegra_mux_names[pingroups[i].funcs[mux]]);
|
|
}
|
|
}
|
|
dbg_pad_field(s, 13-len);
|
|
|
|
if (pingroups[i].pupd_reg < 0) {
|
|
seq_printf(s, "TEGRA_PUPD_NORMAL");
|
|
len = strlen("NORMAL");
|
|
} else {
|
|
reg = pg_readl(pingroups[i].pupd_bank,
|
|
pingroups[i].pupd_reg);
|
|
pupd = (reg >> pingroups[i].pupd_bit) & 0x3;
|
|
seq_printf(s, "TEGRA_PUPD_%s", pupd_name(pupd));
|
|
len = strlen(pupd_name(pupd));
|
|
}
|
|
dbg_pad_field(s, 9 - len);
|
|
|
|
if (pingroups[i].tri_reg < 0) {
|
|
seq_printf(s, "TEGRA_TRI_NORMAL");
|
|
} else {
|
|
reg = pg_readl(pingroups[i].tri_bank,
|
|
pingroups[i].tri_reg);
|
|
tri = (reg >> pingroups[i].tri_bit) & 0x1;
|
|
|
|
seq_printf(s, "TEGRA_TRI_%s", tri_name(tri));
|
|
}
|
|
seq_printf(s, "},\n");
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int dbg_pinmux_open(struct inode *inode, struct file *file)
|
|
{
|
|
return single_open(file, dbg_pinmux_show, &inode->i_private);
|
|
}
|
|
|
|
static const struct file_operations debug_fops = {
|
|
.open = dbg_pinmux_open,
|
|
.read = seq_read,
|
|
.llseek = seq_lseek,
|
|
.release = single_release,
|
|
};
|
|
|
|
static int dbg_drive_pinmux_show(struct seq_file *s, void *unused)
|
|
{
|
|
int i;
|
|
int len;
|
|
|
|
for (i = 0; i < TEGRA_MAX_DRIVE_PINGROUP; i++) {
|
|
u32 reg;
|
|
|
|
seq_printf(s, "\t{TEGRA_DRIVE_PINGROUP_%s",
|
|
drive_pingroups[i].name);
|
|
len = strlen(drive_pingroups[i].name);
|
|
dbg_pad_field(s, 7 - len);
|
|
|
|
|
|
reg = pg_readl(drive_pingroups[i].reg_bank,
|
|
drive_pingroups[i].reg);
|
|
if (HSM_EN(reg)) {
|
|
seq_printf(s, "TEGRA_HSM_ENABLE");
|
|
len = 16;
|
|
} else {
|
|
seq_printf(s, "TEGRA_HSM_DISABLE");
|
|
len = 17;
|
|
}
|
|
dbg_pad_field(s, 17 - len);
|
|
|
|
if (SCHMT_EN(reg)) {
|
|
seq_printf(s, "TEGRA_SCHMITT_ENABLE");
|
|
len = 21;
|
|
} else {
|
|
seq_printf(s, "TEGRA_SCHMITT_DISABLE");
|
|
len = 22;
|
|
}
|
|
dbg_pad_field(s, 22 - len);
|
|
|
|
seq_printf(s, "TEGRA_DRIVE_%s", drive_name(LPMD(reg)));
|
|
len = strlen(drive_name(LPMD(reg)));
|
|
dbg_pad_field(s, 5 - len);
|
|
|
|
seq_printf(s, "TEGRA_PULL_%d", DRVDN(reg));
|
|
len = DRVDN(reg) < 10 ? 1 : 2;
|
|
dbg_pad_field(s, 2 - len);
|
|
|
|
seq_printf(s, "TEGRA_PULL_%d", DRVUP(reg));
|
|
len = DRVUP(reg) < 10 ? 1 : 2;
|
|
dbg_pad_field(s, 2 - len);
|
|
|
|
seq_printf(s, "TEGRA_SLEW_%s", slew_name(SLWR(reg)));
|
|
len = strlen(slew_name(SLWR(reg)));
|
|
dbg_pad_field(s, 7 - len);
|
|
|
|
seq_printf(s, "TEGRA_SLEW_%s", slew_name(SLWF(reg)));
|
|
|
|
seq_printf(s, "},\n");
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int dbg_drive_pinmux_open(struct inode *inode, struct file *file)
|
|
{
|
|
return single_open(file, dbg_drive_pinmux_show, &inode->i_private);
|
|
}
|
|
|
|
static const struct file_operations debug_drive_fops = {
|
|
.open = dbg_drive_pinmux_open,
|
|
.read = seq_read,
|
|
.llseek = seq_lseek,
|
|
.release = single_release,
|
|
};
|
|
|
|
static int __init tegra_pinmux_debuginit(void)
|
|
{
|
|
(void) debugfs_create_file("tegra_pinmux", S_IRUGO,
|
|
NULL, NULL, &debug_fops);
|
|
(void) debugfs_create_file("tegra_pinmux_drive", S_IRUGO,
|
|
NULL, NULL, &debug_drive_fops);
|
|
return 0;
|
|
}
|
|
late_initcall(tegra_pinmux_debuginit);
|
|
#endif
|