![Rob Clark](/assets/img/avatar_default.png)
Add ptr to list of interesting registers to 'struct adreno_gpu' and use that to move most of the debugfs show and register dump bits down into adreno_gpu. This will avoid duplication as support for additional adreno generations is added. Signed-off-by: Rob Clark <robdclark@gmail.com>
390 lines
10 KiB
C
390 lines
10 KiB
C
/*
|
|
* Copyright (C) 2013 Red Hat
|
|
* Author: Rob Clark <robdclark@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published by
|
|
* the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "adreno_gpu.h"
|
|
#include "msm_gem.h"
|
|
#include "msm_mmu.h"
|
|
|
|
#define RB_SIZE SZ_32K
|
|
#define RB_BLKSIZE 16
|
|
|
|
int adreno_get_param(struct msm_gpu *gpu, uint32_t param, uint64_t *value)
|
|
{
|
|
struct adreno_gpu *adreno_gpu = to_adreno_gpu(gpu);
|
|
|
|
switch (param) {
|
|
case MSM_PARAM_GPU_ID:
|
|
*value = adreno_gpu->info->revn;
|
|
return 0;
|
|
case MSM_PARAM_GMEM_SIZE:
|
|
*value = adreno_gpu->gmem;
|
|
return 0;
|
|
case MSM_PARAM_CHIP_ID:
|
|
*value = adreno_gpu->rev.patchid |
|
|
(adreno_gpu->rev.minor << 8) |
|
|
(adreno_gpu->rev.major << 16) |
|
|
(adreno_gpu->rev.core << 24);
|
|
return 0;
|
|
default:
|
|
DBG("%s: invalid param: %u", gpu->name, param);
|
|
return -EINVAL;
|
|
}
|
|
}
|
|
|
|
#define rbmemptr(adreno_gpu, member) \
|
|
((adreno_gpu)->memptrs_iova + offsetof(struct adreno_rbmemptrs, member))
|
|
|
|
int adreno_hw_init(struct msm_gpu *gpu)
|
|
{
|
|
struct adreno_gpu *adreno_gpu = to_adreno_gpu(gpu);
|
|
int ret;
|
|
|
|
DBG("%s", gpu->name);
|
|
|
|
ret = msm_gem_get_iova(gpu->rb->bo, gpu->id, &gpu->rb_iova);
|
|
if (ret) {
|
|
gpu->rb_iova = 0;
|
|
dev_err(gpu->dev->dev, "could not map ringbuffer: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
/* Setup REG_CP_RB_CNTL: */
|
|
gpu_write(gpu, REG_AXXX_CP_RB_CNTL,
|
|
/* size is log2(quad-words): */
|
|
AXXX_CP_RB_CNTL_BUFSZ(ilog2(gpu->rb->size / 8)) |
|
|
AXXX_CP_RB_CNTL_BLKSZ(ilog2(RB_BLKSIZE / 8)));
|
|
|
|
/* Setup ringbuffer address: */
|
|
gpu_write(gpu, REG_AXXX_CP_RB_BASE, gpu->rb_iova);
|
|
gpu_write(gpu, REG_AXXX_CP_RB_RPTR_ADDR, rbmemptr(adreno_gpu, rptr));
|
|
|
|
/* Setup scratch/timestamp: */
|
|
gpu_write(gpu, REG_AXXX_SCRATCH_ADDR, rbmemptr(adreno_gpu, fence));
|
|
|
|
gpu_write(gpu, REG_AXXX_SCRATCH_UMSK, 0x1);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static uint32_t get_wptr(struct msm_ringbuffer *ring)
|
|
{
|
|
return ring->cur - ring->start;
|
|
}
|
|
|
|
uint32_t adreno_last_fence(struct msm_gpu *gpu)
|
|
{
|
|
struct adreno_gpu *adreno_gpu = to_adreno_gpu(gpu);
|
|
return adreno_gpu->memptrs->fence;
|
|
}
|
|
|
|
void adreno_recover(struct msm_gpu *gpu)
|
|
{
|
|
struct adreno_gpu *adreno_gpu = to_adreno_gpu(gpu);
|
|
struct drm_device *dev = gpu->dev;
|
|
int ret;
|
|
|
|
gpu->funcs->pm_suspend(gpu);
|
|
|
|
/* reset ringbuffer: */
|
|
gpu->rb->cur = gpu->rb->start;
|
|
|
|
/* reset completed fence seqno, just discard anything pending: */
|
|
adreno_gpu->memptrs->fence = gpu->submitted_fence;
|
|
adreno_gpu->memptrs->rptr = 0;
|
|
adreno_gpu->memptrs->wptr = 0;
|
|
|
|
gpu->funcs->pm_resume(gpu);
|
|
ret = gpu->funcs->hw_init(gpu);
|
|
if (ret) {
|
|
dev_err(dev->dev, "gpu hw init failed: %d\n", ret);
|
|
/* hmm, oh well? */
|
|
}
|
|
}
|
|
|
|
int adreno_submit(struct msm_gpu *gpu, struct msm_gem_submit *submit,
|
|
struct msm_file_private *ctx)
|
|
{
|
|
struct adreno_gpu *adreno_gpu = to_adreno_gpu(gpu);
|
|
struct msm_drm_private *priv = gpu->dev->dev_private;
|
|
struct msm_ringbuffer *ring = gpu->rb;
|
|
unsigned i, ibs = 0;
|
|
|
|
for (i = 0; i < submit->nr_cmds; i++) {
|
|
switch (submit->cmd[i].type) {
|
|
case MSM_SUBMIT_CMD_IB_TARGET_BUF:
|
|
/* ignore IB-targets */
|
|
break;
|
|
case MSM_SUBMIT_CMD_CTX_RESTORE_BUF:
|
|
/* ignore if there has not been a ctx switch: */
|
|
if (priv->lastctx == ctx)
|
|
break;
|
|
case MSM_SUBMIT_CMD_BUF:
|
|
OUT_PKT3(ring, CP_INDIRECT_BUFFER_PFD, 2);
|
|
OUT_RING(ring, submit->cmd[i].iova);
|
|
OUT_RING(ring, submit->cmd[i].size);
|
|
ibs++;
|
|
break;
|
|
}
|
|
}
|
|
|
|
/* on a320, at least, we seem to need to pad things out to an
|
|
* even number of qwords to avoid issue w/ CP hanging on wrap-
|
|
* around:
|
|
*/
|
|
if (ibs % 2)
|
|
OUT_PKT2(ring);
|
|
|
|
OUT_PKT0(ring, REG_AXXX_CP_SCRATCH_REG2, 1);
|
|
OUT_RING(ring, submit->fence);
|
|
|
|
if (adreno_is_a3xx(adreno_gpu)) {
|
|
/* Flush HLSQ lazy updates to make sure there is nothing
|
|
* pending for indirect loads after the timestamp has
|
|
* passed:
|
|
*/
|
|
OUT_PKT3(ring, CP_EVENT_WRITE, 1);
|
|
OUT_RING(ring, HLSQ_FLUSH);
|
|
|
|
OUT_PKT3(ring, CP_WAIT_FOR_IDLE, 1);
|
|
OUT_RING(ring, 0x00000000);
|
|
}
|
|
|
|
OUT_PKT3(ring, CP_EVENT_WRITE, 3);
|
|
OUT_RING(ring, CACHE_FLUSH_TS);
|
|
OUT_RING(ring, rbmemptr(adreno_gpu, fence));
|
|
OUT_RING(ring, submit->fence);
|
|
|
|
/* we could maybe be clever and only CP_COND_EXEC the interrupt: */
|
|
OUT_PKT3(ring, CP_INTERRUPT, 1);
|
|
OUT_RING(ring, 0x80000000);
|
|
|
|
#if 0
|
|
if (adreno_is_a3xx(adreno_gpu)) {
|
|
/* Dummy set-constant to trigger context rollover */
|
|
OUT_PKT3(ring, CP_SET_CONSTANT, 2);
|
|
OUT_RING(ring, CP_REG(REG_A3XX_HLSQ_CL_KERNEL_GROUP_X_REG));
|
|
OUT_RING(ring, 0x00000000);
|
|
}
|
|
#endif
|
|
|
|
gpu->funcs->flush(gpu);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void adreno_flush(struct msm_gpu *gpu)
|
|
{
|
|
uint32_t wptr = get_wptr(gpu->rb);
|
|
|
|
/* ensure writes to ringbuffer have hit system memory: */
|
|
mb();
|
|
|
|
gpu_write(gpu, REG_AXXX_CP_RB_WPTR, wptr);
|
|
}
|
|
|
|
void adreno_idle(struct msm_gpu *gpu)
|
|
{
|
|
struct adreno_gpu *adreno_gpu = to_adreno_gpu(gpu);
|
|
uint32_t wptr = get_wptr(gpu->rb);
|
|
|
|
/* wait for CP to drain ringbuffer: */
|
|
if (spin_until(adreno_gpu->memptrs->rptr == wptr))
|
|
DRM_ERROR("%s: timeout waiting to drain ringbuffer!\n", gpu->name);
|
|
|
|
/* TODO maybe we need to reset GPU here to recover from hang? */
|
|
}
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
void adreno_show(struct msm_gpu *gpu, struct seq_file *m)
|
|
{
|
|
struct adreno_gpu *adreno_gpu = to_adreno_gpu(gpu);
|
|
int i;
|
|
|
|
seq_printf(m, "revision: %d (%d.%d.%d.%d)\n",
|
|
adreno_gpu->info->revn, adreno_gpu->rev.core,
|
|
adreno_gpu->rev.major, adreno_gpu->rev.minor,
|
|
adreno_gpu->rev.patchid);
|
|
|
|
seq_printf(m, "fence: %d/%d\n", adreno_gpu->memptrs->fence,
|
|
gpu->submitted_fence);
|
|
seq_printf(m, "rptr: %d\n", adreno_gpu->memptrs->rptr);
|
|
seq_printf(m, "wptr: %d\n", adreno_gpu->memptrs->wptr);
|
|
seq_printf(m, "rb wptr: %d\n", get_wptr(gpu->rb));
|
|
|
|
gpu->funcs->pm_resume(gpu);
|
|
|
|
/* dump these out in a form that can be parsed by demsm: */
|
|
seq_printf(m, "IO:region %s 00000000 00020000\n", gpu->name);
|
|
for (i = 0; adreno_gpu->registers[i] != ~0; i += 2) {
|
|
uint32_t start = adreno_gpu->registers[i];
|
|
uint32_t end = adreno_gpu->registers[i+1];
|
|
uint32_t addr;
|
|
|
|
for (addr = start; addr <= end; addr++) {
|
|
uint32_t val = gpu_read(gpu, addr);
|
|
seq_printf(m, "IO:R %08x %08x\n", addr<<2, val);
|
|
}
|
|
}
|
|
|
|
gpu->funcs->pm_suspend(gpu);
|
|
}
|
|
#endif
|
|
|
|
/* would be nice to not have to duplicate the _show() stuff with printk(): */
|
|
void adreno_dump(struct msm_gpu *gpu)
|
|
{
|
|
struct adreno_gpu *adreno_gpu = to_adreno_gpu(gpu);
|
|
int i;
|
|
|
|
printk("revision: %d (%d.%d.%d.%d)\n",
|
|
adreno_gpu->info->revn, adreno_gpu->rev.core,
|
|
adreno_gpu->rev.major, adreno_gpu->rev.minor,
|
|
adreno_gpu->rev.patchid);
|
|
|
|
printk("fence: %d/%d\n", adreno_gpu->memptrs->fence,
|
|
gpu->submitted_fence);
|
|
printk("rptr: %d\n", adreno_gpu->memptrs->rptr);
|
|
printk("wptr: %d\n", adreno_gpu->memptrs->wptr);
|
|
printk("rb wptr: %d\n", get_wptr(gpu->rb));
|
|
|
|
/* dump these out in a form that can be parsed by demsm: */
|
|
printk("IO:region %s 00000000 00020000\n", gpu->name);
|
|
for (i = 0; adreno_gpu->registers[i] != ~0; i += 2) {
|
|
uint32_t start = adreno_gpu->registers[i];
|
|
uint32_t end = adreno_gpu->registers[i+1];
|
|
uint32_t addr;
|
|
|
|
for (addr = start; addr <= end; addr++) {
|
|
uint32_t val = gpu_read(gpu, addr);
|
|
printk("IO:R %08x %08x\n", addr<<2, val);
|
|
}
|
|
}
|
|
}
|
|
|
|
static uint32_t ring_freewords(struct msm_gpu *gpu)
|
|
{
|
|
struct adreno_gpu *adreno_gpu = to_adreno_gpu(gpu);
|
|
uint32_t size = gpu->rb->size / 4;
|
|
uint32_t wptr = get_wptr(gpu->rb);
|
|
uint32_t rptr = adreno_gpu->memptrs->rptr;
|
|
return (rptr + (size - 1) - wptr) % size;
|
|
}
|
|
|
|
void adreno_wait_ring(struct msm_gpu *gpu, uint32_t ndwords)
|
|
{
|
|
if (spin_until(ring_freewords(gpu) >= ndwords))
|
|
DRM_ERROR("%s: timeout waiting for ringbuffer space\n", gpu->name);
|
|
}
|
|
|
|
static const char *iommu_ports[] = {
|
|
"gfx3d_user", "gfx3d_priv",
|
|
"gfx3d1_user", "gfx3d1_priv",
|
|
};
|
|
|
|
int adreno_gpu_init(struct drm_device *drm, struct platform_device *pdev,
|
|
struct adreno_gpu *adreno_gpu, const struct adreno_gpu_funcs *funcs)
|
|
{
|
|
struct adreno_platform_config *config = pdev->dev.platform_data;
|
|
struct msm_gpu *gpu = &adreno_gpu->base;
|
|
struct msm_mmu *mmu;
|
|
int ret;
|
|
|
|
adreno_gpu->funcs = funcs;
|
|
adreno_gpu->info = adreno_info(config->rev);
|
|
adreno_gpu->gmem = adreno_gpu->info->gmem;
|
|
adreno_gpu->revn = adreno_gpu->info->revn;
|
|
adreno_gpu->rev = config->rev;
|
|
|
|
gpu->fast_rate = config->fast_rate;
|
|
gpu->slow_rate = config->slow_rate;
|
|
gpu->bus_freq = config->bus_freq;
|
|
#ifdef CONFIG_MSM_BUS_SCALING
|
|
gpu->bus_scale_table = config->bus_scale_table;
|
|
#endif
|
|
|
|
DBG("fast_rate=%u, slow_rate=%u, bus_freq=%u",
|
|
gpu->fast_rate, gpu->slow_rate, gpu->bus_freq);
|
|
|
|
ret = request_firmware(&adreno_gpu->pm4, adreno_gpu->info->pm4fw, drm->dev);
|
|
if (ret) {
|
|
dev_err(drm->dev, "failed to load %s PM4 firmware: %d\n",
|
|
adreno_gpu->info->pm4fw, ret);
|
|
return ret;
|
|
}
|
|
|
|
ret = request_firmware(&adreno_gpu->pfp, adreno_gpu->info->pfpfw, drm->dev);
|
|
if (ret) {
|
|
dev_err(drm->dev, "failed to load %s PFP firmware: %d\n",
|
|
adreno_gpu->info->pfpfw, ret);
|
|
return ret;
|
|
}
|
|
|
|
ret = msm_gpu_init(drm, pdev, &adreno_gpu->base, &funcs->base,
|
|
adreno_gpu->info->name, "kgsl_3d0_reg_memory", "kgsl_3d0_irq",
|
|
RB_SIZE);
|
|
if (ret)
|
|
return ret;
|
|
|
|
mmu = gpu->mmu;
|
|
if (mmu) {
|
|
ret = mmu->funcs->attach(mmu, iommu_ports,
|
|
ARRAY_SIZE(iommu_ports));
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
mutex_lock(&drm->struct_mutex);
|
|
adreno_gpu->memptrs_bo = msm_gem_new(drm, sizeof(*adreno_gpu->memptrs),
|
|
MSM_BO_UNCACHED);
|
|
mutex_unlock(&drm->struct_mutex);
|
|
if (IS_ERR(adreno_gpu->memptrs_bo)) {
|
|
ret = PTR_ERR(adreno_gpu->memptrs_bo);
|
|
adreno_gpu->memptrs_bo = NULL;
|
|
dev_err(drm->dev, "could not allocate memptrs: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
adreno_gpu->memptrs = msm_gem_vaddr(adreno_gpu->memptrs_bo);
|
|
if (!adreno_gpu->memptrs) {
|
|
dev_err(drm->dev, "could not vmap memptrs\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
ret = msm_gem_get_iova(adreno_gpu->memptrs_bo, gpu->id,
|
|
&adreno_gpu->memptrs_iova);
|
|
if (ret) {
|
|
dev_err(drm->dev, "could not map memptrs: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
void adreno_gpu_cleanup(struct adreno_gpu *gpu)
|
|
{
|
|
if (gpu->memptrs_bo) {
|
|
if (gpu->memptrs_iova)
|
|
msm_gem_put_iova(gpu->memptrs_bo, gpu->base.id);
|
|
drm_gem_object_unreference(gpu->memptrs_bo);
|
|
}
|
|
if (gpu->pm4)
|
|
release_firmware(gpu->pm4);
|
|
if (gpu->pfp)
|
|
release_firmware(gpu->pfp);
|
|
msm_gpu_cleanup(&gpu->base);
|
|
}
|