![Ludovic Desroches](/assets/img/avatar_default.png)
The number of lines of AIC5 has increased from 32 to 128. Due to this increase, a source select register has been introduced for the interrupt line selection. Moreover, register mapping has been changed. For that reasons, we need some dedicated callbacks for AIC5. Power management is also concerned by these changes. On suspend, we can't get the whole interrupt mask register as before, we have to read this register 128 times. To reduce this overhead, a snapshot of the whole IMR is maintained. Signed-off-by: Ludovic Desroches <ludovic.desroches@atmel.com> Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
88 lines
2.7 KiB
C
88 lines
2.7 KiB
C
/*
|
|
* linux/arch/arm/mach-at91/generic.h
|
|
*
|
|
* Copyright (C) 2005 David Brownell
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/clkdev.h>
|
|
#include <linux/of.h>
|
|
|
|
/* Map io */
|
|
extern void __init at91_map_io(void);
|
|
extern void __init at91_init_sram(int bank, unsigned long base,
|
|
unsigned int length);
|
|
|
|
/* Processors */
|
|
extern void __init at91rm9200_set_type(int type);
|
|
extern void __init at91_initialize(unsigned long main_clock);
|
|
extern void __init at91x40_initialize(unsigned long main_clock);
|
|
extern void __init at91_dt_initialize(void);
|
|
|
|
/* Interrupts */
|
|
extern void __init at91_init_irq_default(void);
|
|
extern void __init at91_init_interrupts(unsigned int priority[]);
|
|
extern void __init at91x40_init_interrupts(unsigned int priority[]);
|
|
extern void __init at91_aic_init(unsigned int priority[]);
|
|
extern int __init at91_aic_of_init(struct device_node *node,
|
|
struct device_node *parent);
|
|
extern int __init at91_aic5_of_init(struct device_node *node,
|
|
struct device_node *parent);
|
|
|
|
|
|
/* Timer */
|
|
struct sys_timer;
|
|
extern void at91rm9200_ioremap_st(u32 addr);
|
|
extern struct sys_timer at91rm9200_timer;
|
|
extern void at91sam926x_ioremap_pit(u32 addr);
|
|
extern struct sys_timer at91sam926x_timer;
|
|
extern struct sys_timer at91x40_timer;
|
|
|
|
/* Clocks */
|
|
#ifdef CONFIG_AT91_PMC_UNIT
|
|
extern int __init at91_clock_init(unsigned long main_clock);
|
|
extern int __init at91_dt_clock_init(void);
|
|
#else
|
|
static int inline at91_clock_init(unsigned long main_clock) { return 0; }
|
|
#endif
|
|
struct device;
|
|
|
|
/* Power Management */
|
|
extern void at91_irq_suspend(void);
|
|
extern void at91_irq_resume(void);
|
|
|
|
/* idle */
|
|
extern void at91sam9_idle(void);
|
|
|
|
/* reset */
|
|
extern void at91_ioremap_rstc(u32 base_addr);
|
|
extern void at91sam9_alt_restart(char, const char *);
|
|
extern void at91sam9g45_restart(char, const char *);
|
|
|
|
/* shutdown */
|
|
extern void at91_ioremap_shdwc(u32 base_addr);
|
|
|
|
/* Matrix */
|
|
extern void at91_ioremap_matrix(u32 base_addr);
|
|
|
|
/* Ram Controler */
|
|
extern void at91_ioremap_ramc(int id, u32 addr, u32 size);
|
|
|
|
/* GPIO */
|
|
#define AT91RM9200_PQFP 3 /* AT91RM9200 PQFP package has 3 banks */
|
|
#define AT91RM9200_BGA 4 /* AT91RM9200 BGA package has 4 banks */
|
|
|
|
struct at91_gpio_bank {
|
|
unsigned short id; /* peripheral ID */
|
|
unsigned long regbase; /* offset from system peripheral base */
|
|
};
|
|
extern void __init at91_gpio_init(struct at91_gpio_bank *, int nr_banks);
|
|
extern void __init at91_gpio_irq_setup(void);
|
|
extern int __init at91_gpio_of_irq_setup(struct device_node *node,
|
|
struct device_node *parent);
|
|
|
|
extern int at91_extern_irq;
|