![Vinod Koul](/assets/img/avatar_default.png)
Found few more issues reported checkpatch on code alignment so fix those as well in the intel module. Signed-off-by: Vinod Koul <vkoul@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
929 lines
22 KiB
C
929 lines
22 KiB
C
// SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
|
|
// Copyright(c) 2015-17 Intel Corporation.
|
|
|
|
/*
|
|
* Soundwire Intel Master Driver
|
|
*/
|
|
|
|
#include <linux/acpi.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/module.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/platform_device.h>
|
|
#include <sound/pcm_params.h>
|
|
#include <sound/soc.h>
|
|
#include <linux/soundwire/sdw_registers.h>
|
|
#include <linux/soundwire/sdw.h>
|
|
#include <linux/soundwire/sdw_intel.h>
|
|
#include "cadence_master.h"
|
|
#include "intel.h"
|
|
|
|
/* Intel SHIM Registers Definition */
|
|
#define SDW_SHIM_LCAP 0x0
|
|
#define SDW_SHIM_LCTL 0x4
|
|
#define SDW_SHIM_IPPTR 0x8
|
|
#define SDW_SHIM_SYNC 0xC
|
|
|
|
#define SDW_SHIM_CTLSCAP(x) (0x010 + 0x60 * (x))
|
|
#define SDW_SHIM_CTLS0CM(x) (0x012 + 0x60 * (x))
|
|
#define SDW_SHIM_CTLS1CM(x) (0x014 + 0x60 * (x))
|
|
#define SDW_SHIM_CTLS2CM(x) (0x016 + 0x60 * (x))
|
|
#define SDW_SHIM_CTLS3CM(x) (0x018 + 0x60 * (x))
|
|
#define SDW_SHIM_PCMSCAP(x) (0x020 + 0x60 * (x))
|
|
|
|
#define SDW_SHIM_PCMSYCHM(x, y) (0x022 + (0x60 * (x)) + (0x2 * (y)))
|
|
#define SDW_SHIM_PCMSYCHC(x, y) (0x042 + (0x60 * (x)) + (0x2 * (y)))
|
|
#define SDW_SHIM_PDMSCAP(x) (0x062 + 0x60 * (x))
|
|
#define SDW_SHIM_IOCTL(x) (0x06C + 0x60 * (x))
|
|
#define SDW_SHIM_CTMCTL(x) (0x06E + 0x60 * (x))
|
|
|
|
#define SDW_SHIM_WAKEEN 0x190
|
|
#define SDW_SHIM_WAKESTS 0x192
|
|
|
|
#define SDW_SHIM_LCTL_SPA BIT(0)
|
|
#define SDW_SHIM_LCTL_CPA BIT(8)
|
|
|
|
#define SDW_SHIM_SYNC_SYNCPRD_VAL 0x176F
|
|
#define SDW_SHIM_SYNC_SYNCPRD GENMASK(14, 0)
|
|
#define SDW_SHIM_SYNC_SYNCCPU BIT(15)
|
|
#define SDW_SHIM_SYNC_CMDSYNC_MASK GENMASK(19, 16)
|
|
#define SDW_SHIM_SYNC_CMDSYNC BIT(16)
|
|
#define SDW_SHIM_SYNC_SYNCGO BIT(24)
|
|
|
|
#define SDW_SHIM_PCMSCAP_ISS GENMASK(3, 0)
|
|
#define SDW_SHIM_PCMSCAP_OSS GENMASK(7, 4)
|
|
#define SDW_SHIM_PCMSCAP_BSS GENMASK(12, 8)
|
|
|
|
#define SDW_SHIM_PCMSYCM_LCHN GENMASK(3, 0)
|
|
#define SDW_SHIM_PCMSYCM_HCHN GENMASK(7, 4)
|
|
#define SDW_SHIM_PCMSYCM_STREAM GENMASK(13, 8)
|
|
#define SDW_SHIM_PCMSYCM_DIR BIT(15)
|
|
|
|
#define SDW_SHIM_PDMSCAP_ISS GENMASK(3, 0)
|
|
#define SDW_SHIM_PDMSCAP_OSS GENMASK(7, 4)
|
|
#define SDW_SHIM_PDMSCAP_BSS GENMASK(12, 8)
|
|
#define SDW_SHIM_PDMSCAP_CPSS GENMASK(15, 13)
|
|
|
|
#define SDW_SHIM_IOCTL_MIF BIT(0)
|
|
#define SDW_SHIM_IOCTL_CO BIT(1)
|
|
#define SDW_SHIM_IOCTL_COE BIT(2)
|
|
#define SDW_SHIM_IOCTL_DO BIT(3)
|
|
#define SDW_SHIM_IOCTL_DOE BIT(4)
|
|
#define SDW_SHIM_IOCTL_BKE BIT(5)
|
|
#define SDW_SHIM_IOCTL_WPDD BIT(6)
|
|
#define SDW_SHIM_IOCTL_CIBD BIT(8)
|
|
#define SDW_SHIM_IOCTL_DIBD BIT(9)
|
|
|
|
#define SDW_SHIM_CTMCTL_DACTQE BIT(0)
|
|
#define SDW_SHIM_CTMCTL_DODS BIT(1)
|
|
#define SDW_SHIM_CTMCTL_DOAIS GENMASK(4, 3)
|
|
|
|
#define SDW_SHIM_WAKEEN_ENABLE BIT(0)
|
|
#define SDW_SHIM_WAKESTS_STATUS BIT(0)
|
|
|
|
/* Intel ALH Register definitions */
|
|
#define SDW_ALH_STRMZCFG(x) (0x000 + (0x4 * (x)))
|
|
|
|
#define SDW_ALH_STRMZCFG_DMAT_VAL 0x3
|
|
#define SDW_ALH_STRMZCFG_DMAT GENMASK(7, 0)
|
|
#define SDW_ALH_STRMZCFG_CHN GENMASK(19, 16)
|
|
|
|
enum intel_pdi_type {
|
|
INTEL_PDI_IN = 0,
|
|
INTEL_PDI_OUT = 1,
|
|
INTEL_PDI_BD = 2,
|
|
};
|
|
|
|
struct sdw_intel {
|
|
struct sdw_cdns cdns;
|
|
int instance;
|
|
struct sdw_intel_link_res *res;
|
|
};
|
|
|
|
#define cdns_to_intel(_cdns) container_of(_cdns, struct sdw_intel, cdns)
|
|
|
|
/*
|
|
* Read, write helpers for HW registers
|
|
*/
|
|
static inline int intel_readl(void __iomem *base, int offset)
|
|
{
|
|
return readl(base + offset);
|
|
}
|
|
|
|
static inline void intel_writel(void __iomem *base, int offset, int value)
|
|
{
|
|
writel(value, base + offset);
|
|
}
|
|
|
|
static inline u16 intel_readw(void __iomem *base, int offset)
|
|
{
|
|
return readw(base + offset);
|
|
}
|
|
|
|
static inline void intel_writew(void __iomem *base, int offset, u16 value)
|
|
{
|
|
writew(value, base + offset);
|
|
}
|
|
|
|
static int intel_clear_bit(void __iomem *base, int offset, u32 value, u32 mask)
|
|
{
|
|
int timeout = 10;
|
|
u32 reg_read;
|
|
|
|
writel(value, base + offset);
|
|
do {
|
|
reg_read = readl(base + offset);
|
|
if (!(reg_read & mask))
|
|
return 0;
|
|
|
|
timeout--;
|
|
udelay(50);
|
|
} while (timeout != 0);
|
|
|
|
return -EAGAIN;
|
|
}
|
|
|
|
static int intel_set_bit(void __iomem *base, int offset, u32 value, u32 mask)
|
|
{
|
|
int timeout = 10;
|
|
u32 reg_read;
|
|
|
|
writel(value, base + offset);
|
|
do {
|
|
reg_read = readl(base + offset);
|
|
if (reg_read & mask)
|
|
return 0;
|
|
|
|
timeout--;
|
|
udelay(50);
|
|
} while (timeout != 0);
|
|
|
|
return -EAGAIN;
|
|
}
|
|
|
|
/*
|
|
* shim ops
|
|
*/
|
|
|
|
static int intel_link_power_up(struct sdw_intel *sdw)
|
|
{
|
|
unsigned int link_id = sdw->instance;
|
|
void __iomem *shim = sdw->res->shim;
|
|
int spa_mask, cpa_mask;
|
|
int link_control, ret;
|
|
|
|
/* Link power up sequence */
|
|
link_control = intel_readl(shim, SDW_SHIM_LCTL);
|
|
spa_mask = (SDW_SHIM_LCTL_SPA << link_id);
|
|
cpa_mask = (SDW_SHIM_LCTL_CPA << link_id);
|
|
link_control |= spa_mask;
|
|
|
|
ret = intel_set_bit(shim, SDW_SHIM_LCTL, link_control, cpa_mask);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
sdw->cdns.link_up = true;
|
|
return 0;
|
|
}
|
|
|
|
static int intel_shim_init(struct sdw_intel *sdw)
|
|
{
|
|
void __iomem *shim = sdw->res->shim;
|
|
unsigned int link_id = sdw->instance;
|
|
int sync_reg, ret;
|
|
u16 ioctl = 0, act = 0;
|
|
|
|
/* Initialize Shim */
|
|
ioctl |= SDW_SHIM_IOCTL_BKE;
|
|
intel_writew(shim, SDW_SHIM_IOCTL(link_id), ioctl);
|
|
|
|
ioctl |= SDW_SHIM_IOCTL_WPDD;
|
|
intel_writew(shim, SDW_SHIM_IOCTL(link_id), ioctl);
|
|
|
|
ioctl |= SDW_SHIM_IOCTL_DO;
|
|
intel_writew(shim, SDW_SHIM_IOCTL(link_id), ioctl);
|
|
|
|
ioctl |= SDW_SHIM_IOCTL_DOE;
|
|
intel_writew(shim, SDW_SHIM_IOCTL(link_id), ioctl);
|
|
|
|
/* Switch to MIP from Glue logic */
|
|
ioctl = intel_readw(shim, SDW_SHIM_IOCTL(link_id));
|
|
|
|
ioctl &= ~(SDW_SHIM_IOCTL_DOE);
|
|
intel_writew(shim, SDW_SHIM_IOCTL(link_id), ioctl);
|
|
|
|
ioctl &= ~(SDW_SHIM_IOCTL_DO);
|
|
intel_writew(shim, SDW_SHIM_IOCTL(link_id), ioctl);
|
|
|
|
ioctl |= (SDW_SHIM_IOCTL_MIF);
|
|
intel_writew(shim, SDW_SHIM_IOCTL(link_id), ioctl);
|
|
|
|
ioctl &= ~(SDW_SHIM_IOCTL_BKE);
|
|
ioctl &= ~(SDW_SHIM_IOCTL_COE);
|
|
|
|
intel_writew(shim, SDW_SHIM_IOCTL(link_id), ioctl);
|
|
|
|
act |= 0x1 << SDW_REG_SHIFT(SDW_SHIM_CTMCTL_DOAIS);
|
|
act |= SDW_SHIM_CTMCTL_DACTQE;
|
|
act |= SDW_SHIM_CTMCTL_DODS;
|
|
intel_writew(shim, SDW_SHIM_CTMCTL(link_id), act);
|
|
|
|
/* Now set SyncPRD period */
|
|
sync_reg = intel_readl(shim, SDW_SHIM_SYNC);
|
|
sync_reg |= (SDW_SHIM_SYNC_SYNCPRD_VAL <<
|
|
SDW_REG_SHIFT(SDW_SHIM_SYNC_SYNCPRD));
|
|
|
|
/* Set SyncCPU bit */
|
|
sync_reg |= SDW_SHIM_SYNC_SYNCCPU;
|
|
ret = intel_clear_bit(shim, SDW_SHIM_SYNC, sync_reg,
|
|
SDW_SHIM_SYNC_SYNCCPU);
|
|
if (ret < 0)
|
|
dev_err(sdw->cdns.dev, "Failed to set sync period: %d\n", ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
/*
|
|
* PDI routines
|
|
*/
|
|
static void intel_pdi_init(struct sdw_intel *sdw,
|
|
struct sdw_cdns_stream_config *config)
|
|
{
|
|
void __iomem *shim = sdw->res->shim;
|
|
unsigned int link_id = sdw->instance;
|
|
int pcm_cap, pdm_cap;
|
|
|
|
/* PCM Stream Capability */
|
|
pcm_cap = intel_readw(shim, SDW_SHIM_PCMSCAP(link_id));
|
|
|
|
config->pcm_bd = (pcm_cap & SDW_SHIM_PCMSCAP_BSS) >>
|
|
SDW_REG_SHIFT(SDW_SHIM_PCMSCAP_BSS);
|
|
config->pcm_in = (pcm_cap & SDW_SHIM_PCMSCAP_ISS) >>
|
|
SDW_REG_SHIFT(SDW_SHIM_PCMSCAP_ISS);
|
|
config->pcm_out = (pcm_cap & SDW_SHIM_PCMSCAP_OSS) >>
|
|
SDW_REG_SHIFT(SDW_SHIM_PCMSCAP_OSS);
|
|
|
|
/* PDM Stream Capability */
|
|
pdm_cap = intel_readw(shim, SDW_SHIM_PDMSCAP(link_id));
|
|
|
|
config->pdm_bd = (pdm_cap & SDW_SHIM_PDMSCAP_BSS) >>
|
|
SDW_REG_SHIFT(SDW_SHIM_PDMSCAP_BSS);
|
|
config->pdm_in = (pdm_cap & SDW_SHIM_PDMSCAP_ISS) >>
|
|
SDW_REG_SHIFT(SDW_SHIM_PDMSCAP_ISS);
|
|
config->pdm_out = (pdm_cap & SDW_SHIM_PDMSCAP_OSS) >>
|
|
SDW_REG_SHIFT(SDW_SHIM_PDMSCAP_OSS);
|
|
}
|
|
|
|
static int
|
|
intel_pdi_get_ch_cap(struct sdw_intel *sdw, unsigned int pdi_num, bool pcm)
|
|
{
|
|
void __iomem *shim = sdw->res->shim;
|
|
unsigned int link_id = sdw->instance;
|
|
int count;
|
|
|
|
if (pcm) {
|
|
count = intel_readw(shim, SDW_SHIM_PCMSYCHC(link_id, pdi_num));
|
|
} else {
|
|
count = intel_readw(shim, SDW_SHIM_PDMSCAP(link_id));
|
|
count = ((count & SDW_SHIM_PDMSCAP_CPSS) >>
|
|
SDW_REG_SHIFT(SDW_SHIM_PDMSCAP_CPSS));
|
|
}
|
|
|
|
/* zero based values for channel count in register */
|
|
count++;
|
|
|
|
return count;
|
|
}
|
|
|
|
static int intel_pdi_get_ch_update(struct sdw_intel *sdw,
|
|
struct sdw_cdns_pdi *pdi,
|
|
unsigned int num_pdi,
|
|
unsigned int *num_ch, bool pcm)
|
|
{
|
|
int i, ch_count = 0;
|
|
|
|
for (i = 0; i < num_pdi; i++) {
|
|
pdi->ch_count = intel_pdi_get_ch_cap(sdw, pdi->num, pcm);
|
|
ch_count += pdi->ch_count;
|
|
pdi++;
|
|
}
|
|
|
|
*num_ch = ch_count;
|
|
return 0;
|
|
}
|
|
|
|
static int intel_pdi_stream_ch_update(struct sdw_intel *sdw,
|
|
struct sdw_cdns_streams *stream, bool pcm)
|
|
{
|
|
intel_pdi_get_ch_update(sdw, stream->bd, stream->num_bd,
|
|
&stream->num_ch_bd, pcm);
|
|
|
|
intel_pdi_get_ch_update(sdw, stream->in, stream->num_in,
|
|
&stream->num_ch_in, pcm);
|
|
|
|
intel_pdi_get_ch_update(sdw, stream->out, stream->num_out,
|
|
&stream->num_ch_out, pcm);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int intel_pdi_ch_update(struct sdw_intel *sdw)
|
|
{
|
|
/* First update PCM streams followed by PDM streams */
|
|
intel_pdi_stream_ch_update(sdw, &sdw->cdns.pcm, true);
|
|
intel_pdi_stream_ch_update(sdw, &sdw->cdns.pdm, false);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void
|
|
intel_pdi_shim_configure(struct sdw_intel *sdw, struct sdw_cdns_pdi *pdi)
|
|
{
|
|
void __iomem *shim = sdw->res->shim;
|
|
unsigned int link_id = sdw->instance;
|
|
int pdi_conf = 0;
|
|
|
|
pdi->intel_alh_id = (link_id * 16) + pdi->num + 5;
|
|
|
|
/*
|
|
* Program stream parameters to stream SHIM register
|
|
* This is applicable for PCM stream only.
|
|
*/
|
|
if (pdi->type != SDW_STREAM_PCM)
|
|
return;
|
|
|
|
if (pdi->dir == SDW_DATA_DIR_RX)
|
|
pdi_conf |= SDW_SHIM_PCMSYCM_DIR;
|
|
else
|
|
pdi_conf &= ~(SDW_SHIM_PCMSYCM_DIR);
|
|
|
|
pdi_conf |= (pdi->intel_alh_id <<
|
|
SDW_REG_SHIFT(SDW_SHIM_PCMSYCM_STREAM));
|
|
pdi_conf |= (pdi->l_ch_num << SDW_REG_SHIFT(SDW_SHIM_PCMSYCM_LCHN));
|
|
pdi_conf |= (pdi->h_ch_num << SDW_REG_SHIFT(SDW_SHIM_PCMSYCM_HCHN));
|
|
|
|
intel_writew(shim, SDW_SHIM_PCMSYCHM(link_id, pdi->num), pdi_conf);
|
|
}
|
|
|
|
static void
|
|
intel_pdi_alh_configure(struct sdw_intel *sdw, struct sdw_cdns_pdi *pdi)
|
|
{
|
|
void __iomem *alh = sdw->res->alh;
|
|
unsigned int link_id = sdw->instance;
|
|
unsigned int conf;
|
|
|
|
pdi->intel_alh_id = (link_id * 16) + pdi->num + 5;
|
|
|
|
/* Program Stream config ALH register */
|
|
conf = intel_readl(alh, SDW_ALH_STRMZCFG(pdi->intel_alh_id));
|
|
|
|
conf |= (SDW_ALH_STRMZCFG_DMAT_VAL <<
|
|
SDW_REG_SHIFT(SDW_ALH_STRMZCFG_DMAT));
|
|
|
|
conf |= ((pdi->ch_count - 1) <<
|
|
SDW_REG_SHIFT(SDW_ALH_STRMZCFG_CHN));
|
|
|
|
intel_writel(alh, SDW_ALH_STRMZCFG(pdi->intel_alh_id), conf);
|
|
}
|
|
|
|
static int intel_config_stream(struct sdw_intel *sdw,
|
|
struct snd_pcm_substream *substream,
|
|
struct snd_soc_dai *dai,
|
|
struct snd_pcm_hw_params *hw_params, int link_id)
|
|
{
|
|
if (sdw->res->ops && sdw->res->ops->config_stream)
|
|
return sdw->res->ops->config_stream(sdw->res->arg,
|
|
substream, dai, hw_params, link_id);
|
|
|
|
return -EIO;
|
|
}
|
|
|
|
/*
|
|
* bank switch routines
|
|
*/
|
|
|
|
static int intel_pre_bank_switch(struct sdw_bus *bus)
|
|
{
|
|
struct sdw_cdns *cdns = bus_to_cdns(bus);
|
|
struct sdw_intel *sdw = cdns_to_intel(cdns);
|
|
void __iomem *shim = sdw->res->shim;
|
|
int sync_reg;
|
|
|
|
/* Write to register only for multi-link */
|
|
if (!bus->multi_link)
|
|
return 0;
|
|
|
|
/* Read SYNC register */
|
|
sync_reg = intel_readl(shim, SDW_SHIM_SYNC);
|
|
sync_reg |= SDW_SHIM_SYNC_CMDSYNC << sdw->instance;
|
|
intel_writel(shim, SDW_SHIM_SYNC, sync_reg);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int intel_post_bank_switch(struct sdw_bus *bus)
|
|
{
|
|
struct sdw_cdns *cdns = bus_to_cdns(bus);
|
|
struct sdw_intel *sdw = cdns_to_intel(cdns);
|
|
void __iomem *shim = sdw->res->shim;
|
|
int sync_reg, ret;
|
|
|
|
/* Write to register only for multi-link */
|
|
if (!bus->multi_link)
|
|
return 0;
|
|
|
|
/* Read SYNC register */
|
|
sync_reg = intel_readl(shim, SDW_SHIM_SYNC);
|
|
|
|
/*
|
|
* post_bank_switch() ops is called from the bus in loop for
|
|
* all the Masters in the steam with the expectation that
|
|
* we trigger the bankswitch for the only first Master in the list
|
|
* and do nothing for the other Masters
|
|
*
|
|
* So, set the SYNCGO bit only if CMDSYNC bit is set for any Master.
|
|
*/
|
|
if (!(sync_reg & SDW_SHIM_SYNC_CMDSYNC_MASK))
|
|
return 0;
|
|
|
|
/*
|
|
* Set SyncGO bit to synchronously trigger a bank switch for
|
|
* all the masters. A write to SYNCGO bit clears CMDSYNC bit for all
|
|
* the Masters.
|
|
*/
|
|
sync_reg |= SDW_SHIM_SYNC_SYNCGO;
|
|
|
|
ret = intel_clear_bit(shim, SDW_SHIM_SYNC, sync_reg,
|
|
SDW_SHIM_SYNC_SYNCGO);
|
|
if (ret < 0)
|
|
dev_err(sdw->cdns.dev, "Post bank switch failed: %d\n", ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
/*
|
|
* DAI routines
|
|
*/
|
|
|
|
static struct sdw_cdns_port *intel_alloc_port(struct sdw_intel *sdw,
|
|
u32 ch, u32 dir, bool pcm)
|
|
{
|
|
struct sdw_cdns *cdns = &sdw->cdns;
|
|
struct sdw_cdns_port *port = NULL;
|
|
int i, ret = 0;
|
|
|
|
for (i = 0; i < cdns->num_ports; i++) {
|
|
if (cdns->ports[i].assigned)
|
|
continue;
|
|
|
|
port = &cdns->ports[i];
|
|
port->assigned = true;
|
|
port->direction = dir;
|
|
port->ch = ch;
|
|
break;
|
|
}
|
|
|
|
if (!port) {
|
|
dev_err(cdns->dev, "Unable to find a free port\n");
|
|
return NULL;
|
|
}
|
|
|
|
if (pcm) {
|
|
ret = sdw_cdns_alloc_stream(cdns, &cdns->pcm, port, ch, dir);
|
|
if (ret)
|
|
goto out;
|
|
|
|
intel_pdi_shim_configure(sdw, port->pdi);
|
|
sdw_cdns_config_stream(cdns, port, ch, dir, port->pdi);
|
|
|
|
intel_pdi_alh_configure(sdw, port->pdi);
|
|
|
|
} else {
|
|
ret = sdw_cdns_alloc_stream(cdns, &cdns->pdm, port, ch, dir);
|
|
}
|
|
|
|
out:
|
|
if (ret) {
|
|
port->assigned = false;
|
|
port = NULL;
|
|
}
|
|
|
|
return port;
|
|
}
|
|
|
|
static void intel_port_cleanup(struct sdw_cdns_dma_data *dma)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < dma->nr_ports; i++) {
|
|
if (dma->port[i]) {
|
|
dma->port[i]->pdi->assigned = false;
|
|
dma->port[i]->pdi = NULL;
|
|
dma->port[i]->assigned = false;
|
|
dma->port[i] = NULL;
|
|
}
|
|
}
|
|
}
|
|
|
|
static int intel_hw_params(struct snd_pcm_substream *substream,
|
|
struct snd_pcm_hw_params *params,
|
|
struct snd_soc_dai *dai)
|
|
{
|
|
struct sdw_cdns *cdns = snd_soc_dai_get_drvdata(dai);
|
|
struct sdw_intel *sdw = cdns_to_intel(cdns);
|
|
struct sdw_cdns_dma_data *dma;
|
|
struct sdw_stream_config sconfig;
|
|
struct sdw_port_config *pconfig;
|
|
int ret, i, ch, dir;
|
|
bool pcm = true;
|
|
|
|
dma = snd_soc_dai_get_dma_data(dai, substream);
|
|
if (!dma)
|
|
return -EIO;
|
|
|
|
ch = params_channels(params);
|
|
if (substream->stream == SNDRV_PCM_STREAM_CAPTURE)
|
|
dir = SDW_DATA_DIR_RX;
|
|
else
|
|
dir = SDW_DATA_DIR_TX;
|
|
|
|
if (dma->stream_type == SDW_STREAM_PDM) {
|
|
/* TODO: Check whether PDM decimator is already in use */
|
|
dma->nr_ports = sdw_cdns_get_stream(cdns, &cdns->pdm, ch, dir);
|
|
pcm = false;
|
|
} else {
|
|
dma->nr_ports = sdw_cdns_get_stream(cdns, &cdns->pcm, ch, dir);
|
|
}
|
|
|
|
if (!dma->nr_ports) {
|
|
dev_err(dai->dev, "ports/resources not available\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
dma->port = kcalloc(dma->nr_ports, sizeof(*dma->port), GFP_KERNEL);
|
|
if (!dma->port)
|
|
return -ENOMEM;
|
|
|
|
for (i = 0; i < dma->nr_ports; i++) {
|
|
dma->port[i] = intel_alloc_port(sdw, ch, dir, pcm);
|
|
if (!dma->port[i]) {
|
|
ret = -EINVAL;
|
|
goto port_error;
|
|
}
|
|
}
|
|
|
|
/* Inform DSP about PDI stream number */
|
|
for (i = 0; i < dma->nr_ports; i++) {
|
|
ret = intel_config_stream(sdw, substream, dai, params,
|
|
dma->port[i]->pdi->intel_alh_id);
|
|
if (ret)
|
|
goto port_error;
|
|
}
|
|
|
|
sconfig.direction = dir;
|
|
sconfig.ch_count = ch;
|
|
sconfig.frame_rate = params_rate(params);
|
|
sconfig.type = dma->stream_type;
|
|
|
|
if (dma->stream_type == SDW_STREAM_PDM) {
|
|
sconfig.frame_rate *= 50;
|
|
sconfig.bps = 1;
|
|
} else {
|
|
sconfig.bps = snd_pcm_format_width(params_format(params));
|
|
}
|
|
|
|
/* Port configuration */
|
|
pconfig = kcalloc(dma->nr_ports, sizeof(*pconfig), GFP_KERNEL);
|
|
if (!pconfig) {
|
|
ret = -ENOMEM;
|
|
goto port_error;
|
|
}
|
|
|
|
for (i = 0; i < dma->nr_ports; i++) {
|
|
pconfig[i].num = dma->port[i]->num;
|
|
pconfig[i].ch_mask = (1 << ch) - 1;
|
|
}
|
|
|
|
ret = sdw_stream_add_master(&cdns->bus, &sconfig,
|
|
pconfig, dma->nr_ports, dma->stream);
|
|
if (ret) {
|
|
dev_err(cdns->dev, "add master to stream failed:%d\n", ret);
|
|
goto stream_error;
|
|
}
|
|
|
|
kfree(pconfig);
|
|
return ret;
|
|
|
|
stream_error:
|
|
kfree(pconfig);
|
|
port_error:
|
|
intel_port_cleanup(dma);
|
|
kfree(dma->port);
|
|
return ret;
|
|
}
|
|
|
|
static int
|
|
intel_hw_free(struct snd_pcm_substream *substream, struct snd_soc_dai *dai)
|
|
{
|
|
struct sdw_cdns *cdns = snd_soc_dai_get_drvdata(dai);
|
|
struct sdw_cdns_dma_data *dma;
|
|
int ret;
|
|
|
|
dma = snd_soc_dai_get_dma_data(dai, substream);
|
|
if (!dma)
|
|
return -EIO;
|
|
|
|
ret = sdw_stream_remove_master(&cdns->bus, dma->stream);
|
|
if (ret < 0)
|
|
dev_err(dai->dev, "remove master from stream %s failed: %d\n",
|
|
dma->stream->name, ret);
|
|
|
|
intel_port_cleanup(dma);
|
|
kfree(dma->port);
|
|
return ret;
|
|
}
|
|
|
|
static int intel_pcm_set_sdw_stream(struct snd_soc_dai *dai,
|
|
void *stream, int direction)
|
|
{
|
|
return cdns_set_sdw_stream(dai, stream, true, direction);
|
|
}
|
|
|
|
static int intel_pdm_set_sdw_stream(struct snd_soc_dai *dai,
|
|
void *stream, int direction)
|
|
{
|
|
return cdns_set_sdw_stream(dai, stream, false, direction);
|
|
}
|
|
|
|
static const struct snd_soc_dai_ops intel_pcm_dai_ops = {
|
|
.hw_params = intel_hw_params,
|
|
.hw_free = intel_hw_free,
|
|
.shutdown = sdw_cdns_shutdown,
|
|
.set_sdw_stream = intel_pcm_set_sdw_stream,
|
|
};
|
|
|
|
static const struct snd_soc_dai_ops intel_pdm_dai_ops = {
|
|
.hw_params = intel_hw_params,
|
|
.hw_free = intel_hw_free,
|
|
.shutdown = sdw_cdns_shutdown,
|
|
.set_sdw_stream = intel_pdm_set_sdw_stream,
|
|
};
|
|
|
|
static const struct snd_soc_component_driver dai_component = {
|
|
.name = "soundwire",
|
|
};
|
|
|
|
static int intel_create_dai(struct sdw_cdns *cdns,
|
|
struct snd_soc_dai_driver *dais,
|
|
enum intel_pdi_type type,
|
|
u32 num, u32 off, u32 max_ch, bool pcm)
|
|
{
|
|
int i;
|
|
|
|
if (num == 0)
|
|
return 0;
|
|
|
|
/* TODO: Read supported rates/formats from hardware */
|
|
for (i = off; i < (off + num); i++) {
|
|
dais[i].name = kasprintf(GFP_KERNEL, "SDW%d Pin%d",
|
|
cdns->instance, i);
|
|
if (!dais[i].name)
|
|
return -ENOMEM;
|
|
|
|
if (type == INTEL_PDI_BD || type == INTEL_PDI_OUT) {
|
|
dais[i].playback.stream_name =
|
|
kasprintf(GFP_KERNEL, "SDW%d Tx%d",
|
|
cdns->instance, i);
|
|
if (!dais[i].playback.stream_name) {
|
|
kfree(dais[i].name);
|
|
return -ENOMEM;
|
|
}
|
|
|
|
dais[i].playback.channels_min = 1;
|
|
dais[i].playback.channels_max = max_ch;
|
|
dais[i].playback.rates = SNDRV_PCM_RATE_48000;
|
|
dais[i].playback.formats = SNDRV_PCM_FMTBIT_S16_LE;
|
|
}
|
|
|
|
if (type == INTEL_PDI_BD || type == INTEL_PDI_IN) {
|
|
dais[i].capture.stream_name =
|
|
kasprintf(GFP_KERNEL, "SDW%d Rx%d",
|
|
cdns->instance, i);
|
|
if (!dais[i].capture.stream_name) {
|
|
kfree(dais[i].name);
|
|
kfree(dais[i].playback.stream_name);
|
|
return -ENOMEM;
|
|
}
|
|
|
|
dais[i].playback.channels_min = 1;
|
|
dais[i].playback.channels_max = max_ch;
|
|
dais[i].capture.rates = SNDRV_PCM_RATE_48000;
|
|
dais[i].capture.formats = SNDRV_PCM_FMTBIT_S16_LE;
|
|
}
|
|
|
|
dais[i].id = SDW_DAI_ID_RANGE_START + i;
|
|
|
|
if (pcm)
|
|
dais[i].ops = &intel_pcm_dai_ops;
|
|
else
|
|
dais[i].ops = &intel_pdm_dai_ops;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int intel_register_dai(struct sdw_intel *sdw)
|
|
{
|
|
struct sdw_cdns *cdns = &sdw->cdns;
|
|
struct sdw_cdns_streams *stream;
|
|
struct snd_soc_dai_driver *dais;
|
|
int num_dai, ret, off = 0;
|
|
|
|
/* DAIs are created based on total number of PDIs supported */
|
|
num_dai = cdns->pcm.num_pdi + cdns->pdm.num_pdi;
|
|
|
|
dais = devm_kcalloc(cdns->dev, num_dai, sizeof(*dais), GFP_KERNEL);
|
|
if (!dais)
|
|
return -ENOMEM;
|
|
|
|
/* Create PCM DAIs */
|
|
stream = &cdns->pcm;
|
|
|
|
ret = intel_create_dai(cdns, dais, INTEL_PDI_IN, stream->num_in,
|
|
off, stream->num_ch_in, true);
|
|
if (ret)
|
|
return ret;
|
|
|
|
off += cdns->pcm.num_in;
|
|
ret = intel_create_dai(cdns, dais, INTEL_PDI_OUT, cdns->pcm.num_out,
|
|
off, stream->num_ch_out, true);
|
|
if (ret)
|
|
return ret;
|
|
|
|
off += cdns->pcm.num_out;
|
|
ret = intel_create_dai(cdns, dais, INTEL_PDI_BD, cdns->pcm.num_bd,
|
|
off, stream->num_ch_bd, true);
|
|
if (ret)
|
|
return ret;
|
|
|
|
/* Create PDM DAIs */
|
|
stream = &cdns->pdm;
|
|
off += cdns->pcm.num_bd;
|
|
ret = intel_create_dai(cdns, dais, INTEL_PDI_IN, cdns->pdm.num_in,
|
|
off, stream->num_ch_in, false);
|
|
if (ret)
|
|
return ret;
|
|
|
|
off += cdns->pdm.num_in;
|
|
ret = intel_create_dai(cdns, dais, INTEL_PDI_OUT, cdns->pdm.num_out,
|
|
off, stream->num_ch_out, false);
|
|
if (ret)
|
|
return ret;
|
|
|
|
off += cdns->pdm.num_bd;
|
|
ret = intel_create_dai(cdns, dais, INTEL_PDI_BD, cdns->pdm.num_bd,
|
|
off, stream->num_ch_bd, false);
|
|
if (ret)
|
|
return ret;
|
|
|
|
return snd_soc_register_component(cdns->dev, &dai_component,
|
|
dais, num_dai);
|
|
}
|
|
|
|
static int intel_prop_read(struct sdw_bus *bus)
|
|
{
|
|
/* Initialize with default handler to read all DisCo properties */
|
|
sdw_master_read_prop(bus);
|
|
|
|
/* BIOS is not giving some values correctly. So, lets override them */
|
|
bus->prop.num_freq = 1;
|
|
bus->prop.freq = devm_kcalloc(bus->dev, bus->prop.num_freq,
|
|
sizeof(*bus->prop.freq), GFP_KERNEL);
|
|
if (!bus->prop.freq)
|
|
return -ENOMEM;
|
|
|
|
bus->prop.freq[0] = bus->prop.max_freq;
|
|
bus->prop.err_threshold = 5;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct sdw_master_ops sdw_intel_ops = {
|
|
.read_prop = sdw_master_read_prop,
|
|
.xfer_msg = cdns_xfer_msg,
|
|
.xfer_msg_defer = cdns_xfer_msg_defer,
|
|
.reset_page_addr = cdns_reset_page_addr,
|
|
.set_bus_conf = cdns_bus_conf,
|
|
.pre_bank_switch = intel_pre_bank_switch,
|
|
.post_bank_switch = intel_post_bank_switch,
|
|
};
|
|
|
|
/*
|
|
* probe and init
|
|
*/
|
|
static int intel_probe(struct platform_device *pdev)
|
|
{
|
|
struct sdw_cdns_stream_config config;
|
|
struct sdw_intel *sdw;
|
|
int ret;
|
|
|
|
sdw = devm_kzalloc(&pdev->dev, sizeof(*sdw), GFP_KERNEL);
|
|
if (!sdw)
|
|
return -ENOMEM;
|
|
|
|
sdw->instance = pdev->id;
|
|
sdw->res = dev_get_platdata(&pdev->dev);
|
|
sdw->cdns.dev = &pdev->dev;
|
|
sdw->cdns.registers = sdw->res->registers;
|
|
sdw->cdns.instance = sdw->instance;
|
|
sdw->cdns.msg_count = 0;
|
|
sdw->cdns.bus.dev = &pdev->dev;
|
|
sdw->cdns.bus.link_id = pdev->id;
|
|
|
|
sdw_cdns_probe(&sdw->cdns);
|
|
|
|
/* Set property read ops */
|
|
sdw_intel_ops.read_prop = intel_prop_read;
|
|
sdw->cdns.bus.ops = &sdw_intel_ops;
|
|
|
|
platform_set_drvdata(pdev, sdw);
|
|
|
|
ret = sdw_add_bus_master(&sdw->cdns.bus);
|
|
if (ret) {
|
|
dev_err(&pdev->dev, "sdw_add_bus_master fail: %d\n", ret);
|
|
goto err_master_reg;
|
|
}
|
|
|
|
/* Initialize shim and controller */
|
|
intel_link_power_up(sdw);
|
|
intel_shim_init(sdw);
|
|
|
|
ret = sdw_cdns_init(&sdw->cdns);
|
|
if (ret)
|
|
goto err_init;
|
|
|
|
ret = sdw_cdns_enable_interrupt(&sdw->cdns);
|
|
|
|
/* Read the PDI config and initialize cadence PDI */
|
|
intel_pdi_init(sdw, &config);
|
|
ret = sdw_cdns_pdi_init(&sdw->cdns, config);
|
|
if (ret)
|
|
goto err_init;
|
|
|
|
intel_pdi_ch_update(sdw);
|
|
|
|
/* Acquire IRQ */
|
|
ret = request_threaded_irq(sdw->res->irq, sdw_cdns_irq, sdw_cdns_thread,
|
|
IRQF_SHARED, KBUILD_MODNAME, &sdw->cdns);
|
|
if (ret < 0) {
|
|
dev_err(sdw->cdns.dev, "unable to grab IRQ %d, disabling device\n",
|
|
sdw->res->irq);
|
|
goto err_init;
|
|
}
|
|
|
|
/* Register DAIs */
|
|
ret = intel_register_dai(sdw);
|
|
if (ret) {
|
|
dev_err(sdw->cdns.dev, "DAI registration failed: %d\n", ret);
|
|
snd_soc_unregister_component(sdw->cdns.dev);
|
|
goto err_dai;
|
|
}
|
|
|
|
return 0;
|
|
|
|
err_dai:
|
|
free_irq(sdw->res->irq, sdw);
|
|
err_init:
|
|
sdw_delete_bus_master(&sdw->cdns.bus);
|
|
err_master_reg:
|
|
return ret;
|
|
}
|
|
|
|
static int intel_remove(struct platform_device *pdev)
|
|
{
|
|
struct sdw_intel *sdw;
|
|
|
|
sdw = platform_get_drvdata(pdev);
|
|
|
|
free_irq(sdw->res->irq, sdw);
|
|
snd_soc_unregister_component(sdw->cdns.dev);
|
|
sdw_delete_bus_master(&sdw->cdns.bus);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct platform_driver sdw_intel_drv = {
|
|
.probe = intel_probe,
|
|
.remove = intel_remove,
|
|
.driver = {
|
|
.name = "int-sdw",
|
|
|
|
},
|
|
};
|
|
|
|
module_platform_driver(sdw_intel_drv);
|
|
|
|
MODULE_LICENSE("Dual BSD/GPL");
|
|
MODULE_ALIAS("platform:int-sdw");
|
|
MODULE_DESCRIPTION("Intel Soundwire Master Driver");
|