d050894435
This patch adds a cpuidle driver for systems based around the MIPS
Coherent Processing System (CPS) architecture. It supports four idle
states:
- The standard MIPS wait instruction.
- The non-coherent wait, clock gated & power gated states exposed by
the recently added pm-cps layer.
The pm-cps layer is used to enter all the deep idle states. Since cores
in the clock or power gated states cannot service interrupts, the
gic_send_ipi_single function is modified to send a power up command for
the appropriate core to the CPC in cases where the target CPU has marked
itself potentially incoherent.
Signed-off-by: Paul Burton <paul.burton@imgtec.com>
18 lines
592 B
Plaintext
18 lines
592 B
Plaintext
#
|
|
# MIPS CPU Idle Drivers
|
|
#
|
|
config MIPS_CPS_CPUIDLE
|
|
bool "CPU Idle driver for MIPS CPS platforms"
|
|
depends on CPU_IDLE
|
|
depends on SYS_SUPPORTS_MIPS_CPS
|
|
select ARCH_NEEDS_CPU_IDLE_COUPLED if MIPS_MT
|
|
select GENERIC_CLOCKEVENTS_BROADCAST if SMP
|
|
select MIPS_CPS_PM
|
|
default y
|
|
help
|
|
Select this option to enable processor idle state management
|
|
through cpuidle for systems built around the MIPS Coherent
|
|
Processing System (CPS) architecture. In order to make use of
|
|
the deepest idle states you will need to ensure that you are
|
|
also using the CONFIG_MIPS_CPS SMP implementation.
|