a0d3c7c5c0
This time round the update brings in following changes:
- New tegra driver for ADMA device
- Support for Xilinx AXI Direct Memory Access Engine and Xilinx AXI Central
Direct Memory Access Engine and few updates to this driver.
- New cyclic capability to sun6i and few updates.
- Slave-sg support in bcm2835.
- Updates to many drivers like designware, hsu, mv_xor, pxa, edma,
qcom_hidma & bam.
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1
iQIcBAABAgAGBQJXPVb9AAoJEHwUBw8lI4NHnDQP/AtUYBTI8XD68iGh5eCTEtwO
3dNgUmOvIAIl0ZtVKex3b7j2S52IN7EDv44QmsmvMHgjvaupUsZ/HeIHgoI37y39
/qoRkyiG75ht68BrNjKcpJLsOyxaAUT1tMyf/bYXlDW8O7qEPtRDhuvUB+i+s3RX
ljNOQXH2WaQTJrNeZxkvbp92iGiu3j7AKyCh9MJ4gnF4y2oA1bFp++QpH5qcBOTp
0nccs7pgDQhw2nzHmhYbEmvgcKPrPQi+67U7eIed7n7wiThAIXIEbZl6AYk9kFaK
gSa4/N3fwnZc9TFR5O6qdanvsYdW4JC1P5Ydm0opExo3lgtMckQ3sGKFIwTG8eU4
YiyQE1uVHRqT82zxPCecTF+I0Y4g68oCJURrHED6kxKGA5a8ojU04aGebXDiNKlp
FEDceEC5ch7ZPw8CCTola+TYpf9Vni3g7OkrdkPY9cX/aDXDROghTCg9jgPJ2aL/
oai5axc5gQMEFzHPaEwFp45tgXw7IvIzaqYHmiWE11fsRbGUSB2HAwBXytI9ReC0
XTMBvc08YvisbIpIR29T0R5cerzdDuK9bXxYHHHOeUFg0t8R8UGaP1UxEQCVmLsT
AIrHupoccPJ7IAn0h6mShtZ2yzBfj3rU4tEMJR/Oj/VvjW3gKbbZ5XVi92fOurBs
xjn9uBBZ/Pt9hgprwlmY
=0Sy7
-----END PGP SIGNATURE-----
Merge tag 'dmaengine-4.7-rc1' of git://git.infradead.org/users/vkoul/slave-dma
Pull dmaengine updates from Vinod Koul:
"This time round the update brings in following changes:
- new tegra driver for ADMA device
- support for Xilinx AXI Direct Memory Access Engine and Xilinx AXI
Central Direct Memory Access Engine and few updates to this driver
- new cyclic capability to sun6i and few updates
- slave-sg support in bcm2835
- updates to many drivers like designware, hsu, mv_xor, pxa, edma,
qcom_hidma & bam"
* tag 'dmaengine-4.7-rc1' of git://git.infradead.org/users/vkoul/slave-dma: (84 commits)
dmaengine: ioatdma: disable relaxed ordering for ioatdma
dmaengine: of_dma: approximate an average distribution
dmaengine: core: Use IS_ENABLED() instead of checking for built-in or module
dmaengine: edma: Re-evaluate errors when ccerr is triggered w/o error event
dmaengine: qcom_hidma: add support for object hierarchy
dmaengine: qcom_hidma: add debugfs hooks
dmaengine: qcom_hidma: implement lower level hardware interface
dmaengine: vdma: Add clock support
Documentation: DT: vdma: Add clock support for dmas
dmaengine: vdma: Add config structure to differentiate dmas
MAINTAINERS: Update Tegra DMA maintainers
dmaengine: tegra-adma: Add support for Tegra210 ADMA
Documentation: DT: Add binding documentation for NVIDIA ADMA
dmaengine: vdma: Add Support for Xilinx AXI Central Direct Memory Access Engine
Documentation: DT: vdma: update binding doc for AXI CDMA
dmaengine: vdma: Add Support for Xilinx AXI Direct Memory Access Engine
Documentation: DT: vdma: update binding doc for AXI DMA
dmaengine: vdma: Rename xilinx_vdma_ prefix to xilinx_dma
dmaengine: slave means at least one of DMA_SLAVE, DMA_CYCLIC
dmaengine: mv_xor: Allow selecting mv_xor for mvebu only compatible SoC
...
127 lines
3.2 KiB
C
127 lines
3.2 KiB
C
/*
|
|
* Driver for the High Speed UART DMA
|
|
*
|
|
* Copyright (C) 2015 Intel Corporation
|
|
*
|
|
* Partially based on the bits found in drivers/tty/serial/mfd.c.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __DMA_HSU_H__
|
|
#define __DMA_HSU_H__
|
|
|
|
#include <linux/spinlock.h>
|
|
#include <linux/dma/hsu.h>
|
|
|
|
#include "../virt-dma.h"
|
|
|
|
#define HSU_CH_SR 0x00 /* channel status */
|
|
#define HSU_CH_CR 0x04 /* channel control */
|
|
#define HSU_CH_DCR 0x08 /* descriptor control */
|
|
#define HSU_CH_BSR 0x10 /* FIFO buffer size */
|
|
#define HSU_CH_MTSR 0x14 /* minimum transfer size */
|
|
#define HSU_CH_DxSAR(x) (0x20 + 8 * (x)) /* desc start addr */
|
|
#define HSU_CH_DxTSR(x) (0x24 + 8 * (x)) /* desc transfer size */
|
|
#define HSU_CH_D0SAR 0x20 /* desc 0 start addr */
|
|
#define HSU_CH_D0TSR 0x24 /* desc 0 transfer size */
|
|
#define HSU_CH_D1SAR 0x28
|
|
#define HSU_CH_D1TSR 0x2c
|
|
#define HSU_CH_D2SAR 0x30
|
|
#define HSU_CH_D2TSR 0x34
|
|
#define HSU_CH_D3SAR 0x38
|
|
#define HSU_CH_D3TSR 0x3c
|
|
|
|
#define HSU_DMA_CHAN_NR_DESC 4
|
|
#define HSU_DMA_CHAN_LENGTH 0x40
|
|
|
|
/* Bits in HSU_CH_SR */
|
|
#define HSU_CH_SR_DESCTO(x) BIT(8 + (x))
|
|
#define HSU_CH_SR_DESCTO_ANY (BIT(11) | BIT(10) | BIT(9) | BIT(8))
|
|
#define HSU_CH_SR_CHE BIT(15)
|
|
#define HSU_CH_SR_DESCE(x) BIT(16 + (x))
|
|
#define HSU_CH_SR_DESCE_ANY (BIT(19) | BIT(18) | BIT(17) | BIT(16))
|
|
#define HSU_CH_SR_CDESC_ANY (BIT(31) | BIT(30))
|
|
|
|
/* Bits in HSU_CH_CR */
|
|
#define HSU_CH_CR_CHA BIT(0)
|
|
#define HSU_CH_CR_CHD BIT(1)
|
|
|
|
/* Bits in HSU_CH_DCR */
|
|
#define HSU_CH_DCR_DESCA(x) BIT(0 + (x))
|
|
#define HSU_CH_DCR_CHSOD(x) BIT(8 + (x))
|
|
#define HSU_CH_DCR_CHSOTO BIT(14)
|
|
#define HSU_CH_DCR_CHSOE BIT(15)
|
|
#define HSU_CH_DCR_CHDI(x) BIT(16 + (x))
|
|
#define HSU_CH_DCR_CHEI BIT(23)
|
|
#define HSU_CH_DCR_CHTOI(x) BIT(24 + (x))
|
|
|
|
/* Bits in HSU_CH_DxTSR */
|
|
#define HSU_CH_DxTSR_MASK GENMASK(15, 0)
|
|
#define HSU_CH_DxTSR_TSR(x) ((x) & HSU_CH_DxTSR_MASK)
|
|
|
|
struct hsu_dma_sg {
|
|
dma_addr_t addr;
|
|
unsigned int len;
|
|
};
|
|
|
|
struct hsu_dma_desc {
|
|
struct virt_dma_desc vdesc;
|
|
enum dma_transfer_direction direction;
|
|
struct hsu_dma_sg *sg;
|
|
unsigned int nents;
|
|
size_t length;
|
|
unsigned int active;
|
|
enum dma_status status;
|
|
};
|
|
|
|
static inline struct hsu_dma_desc *to_hsu_dma_desc(struct virt_dma_desc *vdesc)
|
|
{
|
|
return container_of(vdesc, struct hsu_dma_desc, vdesc);
|
|
}
|
|
|
|
struct hsu_dma_chan {
|
|
struct virt_dma_chan vchan;
|
|
|
|
void __iomem *reg;
|
|
|
|
/* hardware configuration */
|
|
enum dma_transfer_direction direction;
|
|
struct dma_slave_config config;
|
|
|
|
struct hsu_dma_desc *desc;
|
|
};
|
|
|
|
static inline struct hsu_dma_chan *to_hsu_dma_chan(struct dma_chan *chan)
|
|
{
|
|
return container_of(chan, struct hsu_dma_chan, vchan.chan);
|
|
}
|
|
|
|
static inline u32 hsu_chan_readl(struct hsu_dma_chan *hsuc, int offset)
|
|
{
|
|
return readl(hsuc->reg + offset);
|
|
}
|
|
|
|
static inline void hsu_chan_writel(struct hsu_dma_chan *hsuc, int offset,
|
|
u32 value)
|
|
{
|
|
writel(value, hsuc->reg + offset);
|
|
}
|
|
|
|
struct hsu_dma {
|
|
struct dma_device dma;
|
|
|
|
/* channels */
|
|
struct hsu_dma_chan *chan;
|
|
unsigned short nr_channels;
|
|
};
|
|
|
|
static inline struct hsu_dma *to_hsu_dma(struct dma_device *ddev)
|
|
{
|
|
return container_of(ddev, struct hsu_dma, dma);
|
|
}
|
|
|
|
#endif /* __DMA_HSU_H__ */
|