![Masami Hiramatsu](/assets/img/avatar_default.png)
Add x86 instruction decoder to arch-specific libraries. This decoder can decode x86 instructions used in kernel into prefix, opcode, modrm, sib, displacement and immediates. This can also show the length of instructions. This version introduces instruction attributes for decoding instructions. The instruction attribute tables are generated from the opcode map file (x86-opcode-map.txt) by the generator script(gen-insn-attr-x86.awk). Currently, the opcode maps are based on opcode maps in Intel(R) 64 and IA-32 Architectures Software Developers Manual Vol.2: Appendix.A, and consist of below two types of opcode tables. 1-byte/2-bytes/3-bytes opcodes, which has 256 elements, are written as below; Table: table-name Referrer: escaped-name opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...] (or) opcode: escape # escaped-name EndTable Group opcodes, which has 8 elements, are written as below; GrpTable: GrpXXX reg: mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...] EndTable These opcode maps include a few SSE and FP opcodes (for setup), because those opcodes are used in the kernel. Signed-off-by: Masami Hiramatsu <mhiramat@redhat.com> Signed-off-by: Jim Keniston <jkenisto@us.ibm.com> Acked-by: H. Peter Anvin <hpa@zytor.com> Cc: Ananth N Mavinakayanahalli <ananth@in.ibm.com> Cc: Avi Kivity <avi@redhat.com> Cc: Andi Kleen <ak@linux.intel.com> Cc: Christoph Hellwig <hch@infradead.org> Cc: Frank Ch. Eigler <fche@redhat.com> Cc: Ingo Molnar <mingo@elte.hu> Cc: Jason Baron <jbaron@redhat.com> Cc: K.Prasad <prasad@linux.vnet.ibm.com> Cc: Lai Jiangshan <laijs@cn.fujitsu.com> Cc: Li Zefan <lizf@cn.fujitsu.com> Cc: Przemysław Pawełczyk <przemyslaw@pawelczyk.it> Cc: Roland McGrath <roland@redhat.com> Cc: Sam Ravnborg <sam@ravnborg.org> Cc: Srikar Dronamraju <srikar@linux.vnet.ibm.com> Cc: Steven Rostedt <rostedt@goodmis.org> Cc: Tom Zanussi <tzanussi@gmail.com> Cc: Vegard Nossum <vegard.nossum@gmail.com> LKML-Reference: <20090813203413.31965.49709.stgit@localhost.localdomain> Signed-off-by: Frederic Weisbecker <fweisbec@gmail.com>
189 lines
5.1 KiB
C
189 lines
5.1 KiB
C
#ifndef _ASM_X86_INAT_H
|
|
#define _ASM_X86_INAT_H
|
|
/*
|
|
* x86 instruction attributes
|
|
*
|
|
* Written by Masami Hiramatsu <mhiramat@redhat.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
|
*
|
|
*/
|
|
#include <asm/inat_types.h>
|
|
|
|
/*
|
|
* Internal bits. Don't use bitmasks directly, because these bits are
|
|
* unstable. You should use checking functions.
|
|
*/
|
|
|
|
#define INAT_OPCODE_TABLE_SIZE 256
|
|
#define INAT_GROUP_TABLE_SIZE 8
|
|
|
|
/* Legacy instruction prefixes */
|
|
#define INAT_PFX_OPNDSZ 1 /* 0x66 */ /* LPFX1 */
|
|
#define INAT_PFX_REPNE 2 /* 0xF2 */ /* LPFX2 */
|
|
#define INAT_PFX_REPE 3 /* 0xF3 */ /* LPFX3 */
|
|
#define INAT_PFX_LOCK 4 /* 0xF0 */
|
|
#define INAT_PFX_CS 5 /* 0x2E */
|
|
#define INAT_PFX_DS 6 /* 0x3E */
|
|
#define INAT_PFX_ES 7 /* 0x26 */
|
|
#define INAT_PFX_FS 8 /* 0x64 */
|
|
#define INAT_PFX_GS 9 /* 0x65 */
|
|
#define INAT_PFX_SS 10 /* 0x36 */
|
|
#define INAT_PFX_ADDRSZ 11 /* 0x67 */
|
|
|
|
#define INAT_LPREFIX_MAX 3
|
|
|
|
/* Immediate size */
|
|
#define INAT_IMM_BYTE 1
|
|
#define INAT_IMM_WORD 2
|
|
#define INAT_IMM_DWORD 3
|
|
#define INAT_IMM_QWORD 4
|
|
#define INAT_IMM_PTR 5
|
|
#define INAT_IMM_VWORD32 6
|
|
#define INAT_IMM_VWORD 7
|
|
|
|
/* Legacy prefix */
|
|
#define INAT_PFX_OFFS 0
|
|
#define INAT_PFX_BITS 4
|
|
#define INAT_PFX_MAX ((1 << INAT_PFX_BITS) - 1)
|
|
#define INAT_PFX_MASK (INAT_PFX_MAX << INAT_PFX_OFFS)
|
|
/* Escape opcodes */
|
|
#define INAT_ESC_OFFS (INAT_PFX_OFFS + INAT_PFX_BITS)
|
|
#define INAT_ESC_BITS 2
|
|
#define INAT_ESC_MAX ((1 << INAT_ESC_BITS) - 1)
|
|
#define INAT_ESC_MASK (INAT_ESC_MAX << INAT_ESC_OFFS)
|
|
/* Group opcodes (1-16) */
|
|
#define INAT_GRP_OFFS (INAT_ESC_OFFS + INAT_ESC_BITS)
|
|
#define INAT_GRP_BITS 5
|
|
#define INAT_GRP_MAX ((1 << INAT_GRP_BITS) - 1)
|
|
#define INAT_GRP_MASK (INAT_GRP_MAX << INAT_GRP_OFFS)
|
|
/* Immediates */
|
|
#define INAT_IMM_OFFS (INAT_GRP_OFFS + INAT_GRP_BITS)
|
|
#define INAT_IMM_BITS 3
|
|
#define INAT_IMM_MASK (((1 << INAT_IMM_BITS) - 1) << INAT_IMM_OFFS)
|
|
/* Flags */
|
|
#define INAT_FLAG_OFFS (INAT_IMM_OFFS + INAT_IMM_BITS)
|
|
#define INAT_REXPFX (1 << INAT_FLAG_OFFS)
|
|
#define INAT_MODRM (1 << (INAT_FLAG_OFFS + 1))
|
|
#define INAT_FORCE64 (1 << (INAT_FLAG_OFFS + 2))
|
|
#define INAT_SCNDIMM (1 << (INAT_FLAG_OFFS + 3))
|
|
#define INAT_MOFFSET (1 << (INAT_FLAG_OFFS + 4))
|
|
#define INAT_VARIANT (1 << (INAT_FLAG_OFFS + 5))
|
|
/* Attribute making macros for attribute tables */
|
|
#define INAT_MAKE_PREFIX(pfx) (pfx << INAT_PFX_OFFS)
|
|
#define INAT_MAKE_ESCAPE(esc) (esc << INAT_ESC_OFFS)
|
|
#define INAT_MAKE_GROUP(grp) ((grp << INAT_GRP_OFFS) | INAT_MODRM)
|
|
#define INAT_MAKE_IMM(imm) (imm << INAT_IMM_OFFS)
|
|
|
|
/* Attribute search APIs */
|
|
extern insn_attr_t inat_get_opcode_attribute(insn_byte_t opcode);
|
|
extern insn_attr_t inat_get_escape_attribute(insn_byte_t opcode,
|
|
insn_byte_t last_pfx,
|
|
insn_attr_t esc_attr);
|
|
extern insn_attr_t inat_get_group_attribute(insn_byte_t modrm,
|
|
insn_byte_t last_pfx,
|
|
insn_attr_t esc_attr);
|
|
|
|
/* Attribute checking functions */
|
|
static inline int inat_is_prefix(insn_attr_t attr)
|
|
{
|
|
return attr & INAT_PFX_MASK;
|
|
}
|
|
|
|
static inline int inat_is_address_size_prefix(insn_attr_t attr)
|
|
{
|
|
return (attr & INAT_PFX_MASK) == INAT_PFX_ADDRSZ;
|
|
}
|
|
|
|
static inline int inat_is_operand_size_prefix(insn_attr_t attr)
|
|
{
|
|
return (attr & INAT_PFX_MASK) == INAT_PFX_OPNDSZ;
|
|
}
|
|
|
|
static inline int inat_last_prefix_id(insn_attr_t attr)
|
|
{
|
|
if ((attr & INAT_PFX_MASK) > INAT_LPREFIX_MAX)
|
|
return 0;
|
|
else
|
|
return attr & INAT_PFX_MASK;
|
|
}
|
|
|
|
static inline int inat_is_escape(insn_attr_t attr)
|
|
{
|
|
return attr & INAT_ESC_MASK;
|
|
}
|
|
|
|
static inline int inat_escape_id(insn_attr_t attr)
|
|
{
|
|
return (attr & INAT_ESC_MASK) >> INAT_ESC_OFFS;
|
|
}
|
|
|
|
static inline int inat_is_group(insn_attr_t attr)
|
|
{
|
|
return attr & INAT_GRP_MASK;
|
|
}
|
|
|
|
static inline int inat_group_id(insn_attr_t attr)
|
|
{
|
|
return (attr & INAT_GRP_MASK) >> INAT_GRP_OFFS;
|
|
}
|
|
|
|
static inline int inat_group_common_attribute(insn_attr_t attr)
|
|
{
|
|
return attr & ~INAT_GRP_MASK;
|
|
}
|
|
|
|
static inline int inat_has_immediate(insn_attr_t attr)
|
|
{
|
|
return attr & INAT_IMM_MASK;
|
|
}
|
|
|
|
static inline int inat_immediate_size(insn_attr_t attr)
|
|
{
|
|
return (attr & INAT_IMM_MASK) >> INAT_IMM_OFFS;
|
|
}
|
|
|
|
static inline int inat_is_rex_prefix(insn_attr_t attr)
|
|
{
|
|
return attr & INAT_REXPFX;
|
|
}
|
|
|
|
static inline int inat_has_modrm(insn_attr_t attr)
|
|
{
|
|
return attr & INAT_MODRM;
|
|
}
|
|
|
|
static inline int inat_is_force64(insn_attr_t attr)
|
|
{
|
|
return attr & INAT_FORCE64;
|
|
}
|
|
|
|
static inline int inat_has_second_immediate(insn_attr_t attr)
|
|
{
|
|
return attr & INAT_SCNDIMM;
|
|
}
|
|
|
|
static inline int inat_has_moffset(insn_attr_t attr)
|
|
{
|
|
return attr & INAT_MOFFSET;
|
|
}
|
|
|
|
static inline int inat_has_variant(insn_attr_t attr)
|
|
{
|
|
return attr & INAT_VARIANT;
|
|
}
|
|
|
|
#endif
|