c4574aa00e
There are general changes pending to make the /aliases/serial* entries number the serial ports on the system. On Tegra, so far the ports have been just numbered dynamically as they are configured so that makes them change. To avoid this, add specific aliases per board to keep the old numbers. This allows us to change the numbering by default on future SoCs while keeping the numbering on existing boards. Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Thierry Reding <treding@nvidia.com>
131 lines
2.8 KiB
Plaintext
131 lines
2.8 KiB
Plaintext
/dts-v1/;
|
|
|
|
#include "tegra20-tamonten.dtsi"
|
|
|
|
/ {
|
|
model = "Avionic Design Medcom-Wide board";
|
|
compatible = "ad,medcom-wide", "ad,tamonten", "nvidia,tegra20";
|
|
|
|
aliases {
|
|
serial0 = &uartd;
|
|
};
|
|
|
|
pwm@7000a000 {
|
|
status = "okay";
|
|
};
|
|
|
|
host1x@50000000 {
|
|
dc@54200000 {
|
|
rgb {
|
|
status = "okay";
|
|
nvidia,panel = <&panel>;
|
|
};
|
|
};
|
|
};
|
|
|
|
i2c@7000c000 {
|
|
wm8903: wm8903@1a {
|
|
compatible = "wlf,wm8903";
|
|
reg = <0x1a>;
|
|
interrupt-parent = <&gpio>;
|
|
interrupts = <TEGRA_GPIO(X, 3) IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
|
|
micdet-cfg = <0>;
|
|
micdet-delay = <100>;
|
|
gpio-cfg = <0xffffffff
|
|
0xffffffff
|
|
0
|
|
0xffffffff
|
|
0xffffffff>;
|
|
};
|
|
};
|
|
|
|
backlight: backlight {
|
|
compatible = "pwm-backlight";
|
|
pwms = <&pwm 0 5000000>;
|
|
|
|
brightness-levels = <0 4 8 16 32 64 128 255>;
|
|
default-brightness-level = <6>;
|
|
};
|
|
|
|
panel: panel {
|
|
compatible = "innolux,n156bge-l21", "simple-panel";
|
|
|
|
power-supply = <&vdd_1v8_reg>, <&vdd_3v3_reg>;
|
|
enable-gpios = <&gpio TEGRA_GPIO(B, 2) GPIO_ACTIVE_HIGH>;
|
|
|
|
backlight = <&backlight>;
|
|
};
|
|
|
|
sound {
|
|
compatible = "ad,tegra-audio-wm8903-medcom-wide",
|
|
"nvidia,tegra-audio-wm8903";
|
|
nvidia,model = "Avionic Design Medcom-Wide";
|
|
|
|
nvidia,audio-routing =
|
|
"Headphone Jack", "HPOUTR",
|
|
"Headphone Jack", "HPOUTL",
|
|
"Int Spk", "ROP",
|
|
"Int Spk", "RON",
|
|
"Int Spk", "LOP",
|
|
"Int Spk", "LON",
|
|
"Mic Jack", "MICBIAS",
|
|
"IN1L", "Mic Jack";
|
|
|
|
nvidia,i2s-controller = <&tegra_i2s1>;
|
|
nvidia,audio-codec = <&wm8903>;
|
|
|
|
nvidia,spkr-en-gpios = <&wm8903 2 GPIO_ACTIVE_HIGH>;
|
|
nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(W, 2) GPIO_ACTIVE_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
|
|
<&tegra_car TEGRA20_CLK_PLL_A_OUT0>,
|
|
<&tegra_car TEGRA20_CLK_CDEV1>;
|
|
clock-names = "pll_a", "pll_a_out0", "mclk";
|
|
};
|
|
|
|
regulators {
|
|
vcc_24v_reg: regulator@100 {
|
|
compatible = "regulator-fixed";
|
|
reg = <100>;
|
|
regulator-name = "vcc_24v";
|
|
regulator-min-microvolt = <24000000>;
|
|
regulator-max-microvolt = <24000000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
vdd_5v0_reg: regulator@101 {
|
|
compatible = "regulator-fixed";
|
|
reg = <101>;
|
|
regulator-name = "vdd_5v0";
|
|
vin-supply = <&vcc_24v_reg>;
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
vdd_3v3_reg: regulator@102 {
|
|
compatible = "regulator-fixed";
|
|
reg = <102>;
|
|
regulator-name = "vdd_3v3";
|
|
vin-supply = <&vcc_24v_reg>;
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
vdd_1v8_reg: regulator@103 {
|
|
compatible = "regulator-fixed";
|
|
reg = <103>;
|
|
regulator-name = "vdd_1v8";
|
|
vin-supply = <&vdd_3v3_reg>;
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-always-on;
|
|
};
|
|
};
|
|
};
|