![Nicholas Piggin](/assets/img/avatar_default.png)
There are several cases outside the normal address space management where a CPU's entire local TLB is to be flushed: 1. Booting the kernel, in case something has left stale entries in the TLB (e.g., kexec). 2. Machine check, to clean corrupted TLB entries. One other place where the TLB is flushed, is waking from deep idle states. The flush is a side-effect of calling ->cpu_restore with the intention of re-setting various SPRs. The flush itself is unnecessary because in the first case, the TLB should not acquire new corrupted TLB entries as part of sleep/wake (though they may be lost). This type of TLB flush is coded inflexibly, several times for each CPU type, and they have a number of problems with ISA v3.0B: - The current radix mode of the MMU is not taken into account, it is always done as a hash flushn For IS=2 (LPID-matching flush from host) and IS=3 with HV=0 (guest kernel flush), tlbie(l) is undefined if the R field does not match the current radix mode. - ISA v3.0B hash must flush the partition and process table caches as well. - ISA v3.0B radix must flush partition and process scoped translations, partition and process table caches, and also the page walk cache. So consolidate the flushing code and implement it in C and inline asm under the mm/ directory with the rest of the flush code. Add ISA v3.0B cases for radix and hash, and use the radix flush in radix environment. Provide a way for IS=2 (LPID flush) to specify the radix mode of the partition. Have KVM pass in the radix mode of the guest. Take out the flushes from early cputable/dt_cpu_ftrs detection hooks, and move it later in the boot process after, the MMU registers are set up and before relocation is first turned on. The TLB flush is no longer called when restoring from deep idle states. This was not be done as a separate step because booting secondaries uses the same cpu_restore as idle restore, which needs the TLB flush. Signed-off-by: Nicholas Piggin <npiggin@gmail.com> Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2345 lines
70 KiB
C
2345 lines
70 KiB
C
/*
|
|
* Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)
|
|
*
|
|
* Modifications for ppc64:
|
|
* Copyright (C) 2003 Dave Engebretsen <engebret@us.ibm.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version
|
|
* 2 of the License, or (at your option) any later version.
|
|
*/
|
|
|
|
#include <linux/string.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/threads.h>
|
|
#include <linux/init.h>
|
|
#include <linux/export.h>
|
|
#include <linux/jump_label.h>
|
|
|
|
#include <asm/oprofile_impl.h>
|
|
#include <asm/cputable.h>
|
|
#include <asm/prom.h> /* for PTRRELOC on ARCH=ppc */
|
|
#include <asm/mmu.h>
|
|
#include <asm/setup.h>
|
|
|
|
static struct cpu_spec the_cpu_spec __read_mostly;
|
|
|
|
struct cpu_spec* cur_cpu_spec __read_mostly = NULL;
|
|
EXPORT_SYMBOL(cur_cpu_spec);
|
|
|
|
/* The platform string corresponding to the real PVR */
|
|
const char *powerpc_base_platform;
|
|
|
|
/* NOTE:
|
|
* Unlike ppc32, ppc64 will only call this once for the boot CPU, it's
|
|
* the responsibility of the appropriate CPU save/restore functions to
|
|
* eventually copy these settings over. Those save/restore aren't yet
|
|
* part of the cputable though. That has to be fixed for both ppc32
|
|
* and ppc64
|
|
*/
|
|
#ifdef CONFIG_PPC32
|
|
extern void __setup_cpu_e200(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_e500v1(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_e500v2(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_e500mc(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_440ep(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_440epx(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_440gx(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_440grx(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_440spe(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_440x5(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_460ex(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_460gt(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_460sx(unsigned long offset, struct cpu_spec *spec);
|
|
extern void __setup_cpu_apm821xx(unsigned long offset, struct cpu_spec *spec);
|
|
extern void __setup_cpu_603(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_604(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_750(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_750cx(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_750fx(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_7400(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_7410(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_745x(unsigned long offset, struct cpu_spec* spec);
|
|
#endif /* CONFIG_PPC32 */
|
|
#ifdef CONFIG_PPC64
|
|
extern void __setup_cpu_ppc970(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_ppc970MP(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_pa6t(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __restore_cpu_pa6t(void);
|
|
extern void __restore_cpu_ppc970(void);
|
|
extern void __setup_cpu_power7(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __restore_cpu_power7(void);
|
|
extern void __setup_cpu_power8(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __restore_cpu_power8(void);
|
|
extern void __setup_cpu_power9(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __restore_cpu_power9(void);
|
|
extern long __machine_check_early_realmode_p7(struct pt_regs *regs);
|
|
extern long __machine_check_early_realmode_p8(struct pt_regs *regs);
|
|
extern long __machine_check_early_realmode_p9(struct pt_regs *regs);
|
|
#endif /* CONFIG_PPC64 */
|
|
#if defined(CONFIG_E500)
|
|
extern void __setup_cpu_e5500(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __setup_cpu_e6500(unsigned long offset, struct cpu_spec* spec);
|
|
extern void __restore_cpu_e5500(void);
|
|
extern void __restore_cpu_e6500(void);
|
|
#endif /* CONFIG_E500 */
|
|
|
|
/* This table only contains "desktop" CPUs, it need to be filled with embedded
|
|
* ones as well...
|
|
*/
|
|
#define COMMON_USER (PPC_FEATURE_32 | PPC_FEATURE_HAS_FPU | \
|
|
PPC_FEATURE_HAS_MMU)
|
|
#define COMMON_USER_PPC64 (COMMON_USER | PPC_FEATURE_64)
|
|
#define COMMON_USER_POWER4 (COMMON_USER_PPC64 | PPC_FEATURE_POWER4)
|
|
#define COMMON_USER_POWER5 (COMMON_USER_PPC64 | PPC_FEATURE_POWER5 |\
|
|
PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
|
|
#define COMMON_USER_POWER5_PLUS (COMMON_USER_PPC64 | PPC_FEATURE_POWER5_PLUS|\
|
|
PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
|
|
#define COMMON_USER_POWER6 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_05 |\
|
|
PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
|
|
PPC_FEATURE_TRUE_LE | \
|
|
PPC_FEATURE_PSERIES_PERFMON_COMPAT)
|
|
#define COMMON_USER_POWER7 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_06 |\
|
|
PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
|
|
PPC_FEATURE_TRUE_LE | \
|
|
PPC_FEATURE_PSERIES_PERFMON_COMPAT)
|
|
#define COMMON_USER2_POWER7 (PPC_FEATURE2_DSCR)
|
|
#define COMMON_USER_POWER8 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_06 |\
|
|
PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
|
|
PPC_FEATURE_TRUE_LE | \
|
|
PPC_FEATURE_PSERIES_PERFMON_COMPAT)
|
|
#define COMMON_USER2_POWER8 (PPC_FEATURE2_ARCH_2_07 | \
|
|
PPC_FEATURE2_HTM_COMP | \
|
|
PPC_FEATURE2_HTM_NOSC_COMP | \
|
|
PPC_FEATURE2_DSCR | \
|
|
PPC_FEATURE2_ISEL | PPC_FEATURE2_TAR | \
|
|
PPC_FEATURE2_VEC_CRYPTO)
|
|
#define COMMON_USER_PA6T (COMMON_USER_PPC64 | PPC_FEATURE_PA6T |\
|
|
PPC_FEATURE_TRUE_LE | \
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP)
|
|
#define COMMON_USER_POWER9 COMMON_USER_POWER8
|
|
#define COMMON_USER2_POWER9 (COMMON_USER2_POWER8 | \
|
|
PPC_FEATURE2_ARCH_3_00 | \
|
|
PPC_FEATURE2_HAS_IEEE128 | \
|
|
PPC_FEATURE2_DARN )
|
|
|
|
#ifdef CONFIG_PPC_BOOK3E_64
|
|
#define COMMON_USER_BOOKE (COMMON_USER_PPC64 | PPC_FEATURE_BOOKE)
|
|
#else
|
|
#define COMMON_USER_BOOKE (PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU | \
|
|
PPC_FEATURE_BOOKE)
|
|
#endif
|
|
|
|
static struct cpu_spec __initdata cpu_specs[] = {
|
|
#ifdef CONFIG_PPC_BOOK3S_64
|
|
{ /* Power4 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00350000,
|
|
.cpu_name = "POWER4 (gp)",
|
|
.cpu_features = CPU_FTRS_POWER4,
|
|
.cpu_user_features = COMMON_USER_POWER4,
|
|
.mmu_features = MMU_FTRS_POWER4 | MMU_FTR_TLBIE_CROP_VA,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 8,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power4",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.platform = "power4",
|
|
},
|
|
{ /* Power4+ */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00380000,
|
|
.cpu_name = "POWER4+ (gq)",
|
|
.cpu_features = CPU_FTRS_POWER4,
|
|
.cpu_user_features = COMMON_USER_POWER4,
|
|
.mmu_features = MMU_FTRS_POWER4 | MMU_FTR_TLBIE_CROP_VA,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 8,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power4",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.platform = "power4",
|
|
},
|
|
{ /* PPC970 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00390000,
|
|
.cpu_name = "PPC970",
|
|
.cpu_features = CPU_FTRS_PPC970,
|
|
.cpu_user_features = COMMON_USER_POWER4 |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP,
|
|
.mmu_features = MMU_FTRS_PPC970,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 8,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_ppc970,
|
|
.cpu_restore = __restore_cpu_ppc970,
|
|
.oprofile_cpu_type = "ppc64/970",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.platform = "ppc970",
|
|
},
|
|
{ /* PPC970FX */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x003c0000,
|
|
.cpu_name = "PPC970FX",
|
|
.cpu_features = CPU_FTRS_PPC970,
|
|
.cpu_user_features = COMMON_USER_POWER4 |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP,
|
|
.mmu_features = MMU_FTRS_PPC970,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 8,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_ppc970,
|
|
.cpu_restore = __restore_cpu_ppc970,
|
|
.oprofile_cpu_type = "ppc64/970",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.platform = "ppc970",
|
|
},
|
|
{ /* PPC970MP DD1.0 - no DEEPNAP, use regular 970 init */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x00440100,
|
|
.cpu_name = "PPC970MP",
|
|
.cpu_features = CPU_FTRS_PPC970,
|
|
.cpu_user_features = COMMON_USER_POWER4 |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP,
|
|
.mmu_features = MMU_FTRS_PPC970,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 8,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_ppc970,
|
|
.cpu_restore = __restore_cpu_ppc970,
|
|
.oprofile_cpu_type = "ppc64/970MP",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.platform = "ppc970",
|
|
},
|
|
{ /* PPC970MP */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00440000,
|
|
.cpu_name = "PPC970MP",
|
|
.cpu_features = CPU_FTRS_PPC970,
|
|
.cpu_user_features = COMMON_USER_POWER4 |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP,
|
|
.mmu_features = MMU_FTRS_PPC970,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 8,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_ppc970MP,
|
|
.cpu_restore = __restore_cpu_ppc970,
|
|
.oprofile_cpu_type = "ppc64/970MP",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.platform = "ppc970",
|
|
},
|
|
{ /* PPC970GX */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00450000,
|
|
.cpu_name = "PPC970GX",
|
|
.cpu_features = CPU_FTRS_PPC970,
|
|
.cpu_user_features = COMMON_USER_POWER4 |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP,
|
|
.mmu_features = MMU_FTRS_PPC970,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 8,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_ppc970,
|
|
.oprofile_cpu_type = "ppc64/970",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.platform = "ppc970",
|
|
},
|
|
{ /* Power5 GR */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x003a0000,
|
|
.cpu_name = "POWER5 (gr)",
|
|
.cpu_features = CPU_FTRS_POWER5,
|
|
.cpu_user_features = COMMON_USER_POWER5,
|
|
.mmu_features = MMU_FTRS_POWER5,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power5",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
/* SIHV / SIPR bits are implemented on POWER4+ (GQ)
|
|
* and above but only works on POWER5 and above
|
|
*/
|
|
.oprofile_mmcra_sihv = MMCRA_SIHV,
|
|
.oprofile_mmcra_sipr = MMCRA_SIPR,
|
|
.platform = "power5",
|
|
},
|
|
{ /* Power5++ */
|
|
.pvr_mask = 0xffffff00,
|
|
.pvr_value = 0x003b0300,
|
|
.cpu_name = "POWER5+ (gs)",
|
|
.cpu_features = CPU_FTRS_POWER5,
|
|
.cpu_user_features = COMMON_USER_POWER5_PLUS,
|
|
.mmu_features = MMU_FTRS_POWER5,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.oprofile_cpu_type = "ppc64/power5++",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.oprofile_mmcra_sihv = MMCRA_SIHV,
|
|
.oprofile_mmcra_sipr = MMCRA_SIPR,
|
|
.platform = "power5+",
|
|
},
|
|
{ /* Power5 GS */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x003b0000,
|
|
.cpu_name = "POWER5+ (gs)",
|
|
.cpu_features = CPU_FTRS_POWER5,
|
|
.cpu_user_features = COMMON_USER_POWER5_PLUS,
|
|
.mmu_features = MMU_FTRS_POWER5,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power5+",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.oprofile_mmcra_sihv = MMCRA_SIHV,
|
|
.oprofile_mmcra_sipr = MMCRA_SIPR,
|
|
.platform = "power5+",
|
|
},
|
|
{ /* POWER6 in P5+ mode; 2.04-compliant processor */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x0f000001,
|
|
.cpu_name = "POWER5+",
|
|
.cpu_features = CPU_FTRS_POWER5,
|
|
.cpu_user_features = COMMON_USER_POWER5_PLUS,
|
|
.mmu_features = MMU_FTRS_POWER5,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.oprofile_cpu_type = "ppc64/ibm-compat-v1",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.platform = "power5+",
|
|
},
|
|
{ /* Power6 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x003e0000,
|
|
.cpu_name = "POWER6 (raw)",
|
|
.cpu_features = CPU_FTRS_POWER6,
|
|
.cpu_user_features = COMMON_USER_POWER6 |
|
|
PPC_FEATURE_POWER6_EXT,
|
|
.mmu_features = MMU_FTRS_POWER6,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power6",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.oprofile_mmcra_sihv = POWER6_MMCRA_SIHV,
|
|
.oprofile_mmcra_sipr = POWER6_MMCRA_SIPR,
|
|
.oprofile_mmcra_clear = POWER6_MMCRA_THRM |
|
|
POWER6_MMCRA_OTHER,
|
|
.platform = "power6x",
|
|
},
|
|
{ /* 2.05-compliant processor, i.e. Power6 "architected" mode */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x0f000002,
|
|
.cpu_name = "POWER6 (architected)",
|
|
.cpu_features = CPU_FTRS_POWER6,
|
|
.cpu_user_features = COMMON_USER_POWER6,
|
|
.mmu_features = MMU_FTRS_POWER6,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.oprofile_cpu_type = "ppc64/ibm-compat-v1",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.platform = "power6",
|
|
},
|
|
{ /* 2.06-compliant processor, i.e. Power7 "architected" mode */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x0f000003,
|
|
.cpu_name = "POWER7 (architected)",
|
|
.cpu_features = CPU_FTRS_POWER7,
|
|
.cpu_user_features = COMMON_USER_POWER7,
|
|
.cpu_user_features2 = COMMON_USER2_POWER7,
|
|
.mmu_features = MMU_FTRS_POWER7,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.oprofile_cpu_type = "ppc64/ibm-compat-v1",
|
|
.cpu_setup = __setup_cpu_power7,
|
|
.cpu_restore = __restore_cpu_power7,
|
|
.machine_check_early = __machine_check_early_realmode_p7,
|
|
.platform = "power7",
|
|
},
|
|
{ /* 2.07-compliant processor, i.e. Power8 "architected" mode */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x0f000004,
|
|
.cpu_name = "POWER8 (architected)",
|
|
.cpu_features = CPU_FTRS_POWER8,
|
|
.cpu_user_features = COMMON_USER_POWER8,
|
|
.cpu_user_features2 = COMMON_USER2_POWER8,
|
|
.mmu_features = MMU_FTRS_POWER8,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.oprofile_type = PPC_OPROFILE_INVALID,
|
|
.oprofile_cpu_type = "ppc64/ibm-compat-v1",
|
|
.cpu_setup = __setup_cpu_power8,
|
|
.cpu_restore = __restore_cpu_power8,
|
|
.machine_check_early = __machine_check_early_realmode_p8,
|
|
.platform = "power8",
|
|
},
|
|
{ /* 3.00-compliant processor, i.e. Power9 "architected" mode */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x0f000005,
|
|
.cpu_name = "POWER9 (architected)",
|
|
.cpu_features = CPU_FTRS_POWER9,
|
|
.cpu_user_features = COMMON_USER_POWER9,
|
|
.cpu_user_features2 = COMMON_USER2_POWER9,
|
|
.mmu_features = MMU_FTRS_POWER9,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.oprofile_type = PPC_OPROFILE_INVALID,
|
|
.oprofile_cpu_type = "ppc64/ibm-compat-v1",
|
|
.cpu_setup = __setup_cpu_power9,
|
|
.cpu_restore = __restore_cpu_power9,
|
|
.platform = "power9",
|
|
},
|
|
{ /* Power7 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x003f0000,
|
|
.cpu_name = "POWER7 (raw)",
|
|
.cpu_features = CPU_FTRS_POWER7,
|
|
.cpu_user_features = COMMON_USER_POWER7,
|
|
.cpu_user_features2 = COMMON_USER2_POWER7,
|
|
.mmu_features = MMU_FTRS_POWER7,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power7",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.cpu_setup = __setup_cpu_power7,
|
|
.cpu_restore = __restore_cpu_power7,
|
|
.machine_check_early = __machine_check_early_realmode_p7,
|
|
.platform = "power7",
|
|
},
|
|
{ /* Power7+ */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x004A0000,
|
|
.cpu_name = "POWER7+ (raw)",
|
|
.cpu_features = CPU_FTRS_POWER7,
|
|
.cpu_user_features = COMMON_USER_POWER7,
|
|
.cpu_user_features2 = COMMON_USER2_POWER7,
|
|
.mmu_features = MMU_FTRS_POWER7,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power7",
|
|
.oprofile_type = PPC_OPROFILE_POWER4,
|
|
.cpu_setup = __setup_cpu_power7,
|
|
.cpu_restore = __restore_cpu_power7,
|
|
.machine_check_early = __machine_check_early_realmode_p7,
|
|
.platform = "power7+",
|
|
},
|
|
{ /* Power8E */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x004b0000,
|
|
.cpu_name = "POWER8E (raw)",
|
|
.cpu_features = CPU_FTRS_POWER8E,
|
|
.cpu_user_features = COMMON_USER_POWER8,
|
|
.cpu_user_features2 = COMMON_USER2_POWER8,
|
|
.mmu_features = MMU_FTRS_POWER8,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power8",
|
|
.oprofile_type = PPC_OPROFILE_INVALID,
|
|
.cpu_setup = __setup_cpu_power8,
|
|
.cpu_restore = __restore_cpu_power8,
|
|
.machine_check_early = __machine_check_early_realmode_p8,
|
|
.platform = "power8",
|
|
},
|
|
{ /* Power8NVL */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x004c0000,
|
|
.cpu_name = "POWER8NVL (raw)",
|
|
.cpu_features = CPU_FTRS_POWER8,
|
|
.cpu_user_features = COMMON_USER_POWER8,
|
|
.cpu_user_features2 = COMMON_USER2_POWER8,
|
|
.mmu_features = MMU_FTRS_POWER8,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power8",
|
|
.oprofile_type = PPC_OPROFILE_INVALID,
|
|
.cpu_setup = __setup_cpu_power8,
|
|
.cpu_restore = __restore_cpu_power8,
|
|
.machine_check_early = __machine_check_early_realmode_p8,
|
|
.platform = "power8",
|
|
},
|
|
{ /* Power8 DD1: Does not support doorbell IPIs */
|
|
.pvr_mask = 0xffffff00,
|
|
.pvr_value = 0x004d0100,
|
|
.cpu_name = "POWER8 (raw)",
|
|
.cpu_features = CPU_FTRS_POWER8_DD1,
|
|
.cpu_user_features = COMMON_USER_POWER8,
|
|
.cpu_user_features2 = COMMON_USER2_POWER8,
|
|
.mmu_features = MMU_FTRS_POWER8,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power8",
|
|
.oprofile_type = PPC_OPROFILE_INVALID,
|
|
.cpu_setup = __setup_cpu_power8,
|
|
.cpu_restore = __restore_cpu_power8,
|
|
.machine_check_early = __machine_check_early_realmode_p8,
|
|
.platform = "power8",
|
|
},
|
|
{ /* Power8 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x004d0000,
|
|
.cpu_name = "POWER8 (raw)",
|
|
.cpu_features = CPU_FTRS_POWER8,
|
|
.cpu_user_features = COMMON_USER_POWER8,
|
|
.cpu_user_features2 = COMMON_USER2_POWER8,
|
|
.mmu_features = MMU_FTRS_POWER8,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power8",
|
|
.oprofile_type = PPC_OPROFILE_INVALID,
|
|
.cpu_setup = __setup_cpu_power8,
|
|
.cpu_restore = __restore_cpu_power8,
|
|
.machine_check_early = __machine_check_early_realmode_p8,
|
|
.platform = "power8",
|
|
},
|
|
{ /* Power9 DD1*/
|
|
.pvr_mask = 0xffffff00,
|
|
.pvr_value = 0x004e0100,
|
|
.cpu_name = "POWER9 (raw)",
|
|
.cpu_features = CPU_FTRS_POWER9_DD1,
|
|
.cpu_user_features = COMMON_USER_POWER9,
|
|
.cpu_user_features2 = COMMON_USER2_POWER9,
|
|
.mmu_features = MMU_FTRS_POWER9,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power9",
|
|
.oprofile_type = PPC_OPROFILE_INVALID,
|
|
.cpu_setup = __setup_cpu_power9,
|
|
.cpu_restore = __restore_cpu_power9,
|
|
.machine_check_early = __machine_check_early_realmode_p9,
|
|
.platform = "power9",
|
|
},
|
|
{ /* Power9 DD2.0 */
|
|
.pvr_mask = 0xffffefff,
|
|
.pvr_value = 0x004e0200,
|
|
.cpu_name = "POWER9 (raw)",
|
|
.cpu_features = CPU_FTRS_POWER9_DD2_0,
|
|
.cpu_user_features = COMMON_USER_POWER9,
|
|
.cpu_user_features2 = COMMON_USER2_POWER9,
|
|
.mmu_features = MMU_FTRS_POWER9,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power9",
|
|
.oprofile_type = PPC_OPROFILE_INVALID,
|
|
.cpu_setup = __setup_cpu_power9,
|
|
.cpu_restore = __restore_cpu_power9,
|
|
.machine_check_early = __machine_check_early_realmode_p9,
|
|
.platform = "power9",
|
|
},
|
|
{ /* Power9 DD 2.1 or later (see DD2.0 above) */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x004e0000,
|
|
.cpu_name = "POWER9 (raw)",
|
|
.cpu_features = CPU_FTRS_POWER9_DD2_1,
|
|
.cpu_user_features = COMMON_USER_POWER9,
|
|
.cpu_user_features2 = COMMON_USER2_POWER9,
|
|
.mmu_features = MMU_FTRS_POWER9,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/power9",
|
|
.oprofile_type = PPC_OPROFILE_INVALID,
|
|
.cpu_setup = __setup_cpu_power9,
|
|
.cpu_restore = __restore_cpu_power9,
|
|
.machine_check_early = __machine_check_early_realmode_p9,
|
|
.platform = "power9",
|
|
},
|
|
{ /* Cell Broadband Engine */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00700000,
|
|
.cpu_name = "Cell Broadband Engine",
|
|
.cpu_features = CPU_FTRS_CELL,
|
|
.cpu_user_features = COMMON_USER_PPC64 |
|
|
PPC_FEATURE_CELL | PPC_FEATURE_HAS_ALTIVEC_COMP |
|
|
PPC_FEATURE_SMT,
|
|
.mmu_features = MMU_FTRS_CELL,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.oprofile_cpu_type = "ppc64/cell-be",
|
|
.oprofile_type = PPC_OPROFILE_CELL,
|
|
.platform = "ppc-cell-be",
|
|
},
|
|
{ /* PA Semi PA6T */
|
|
.pvr_mask = 0x7fff0000,
|
|
.pvr_value = 0x00900000,
|
|
.cpu_name = "PA6T",
|
|
.cpu_features = CPU_FTRS_PA6T,
|
|
.cpu_user_features = COMMON_USER_PA6T,
|
|
.mmu_features = MMU_FTRS_PA6T,
|
|
.icache_bsize = 64,
|
|
.dcache_bsize = 64,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_PA6T,
|
|
.cpu_setup = __setup_cpu_pa6t,
|
|
.cpu_restore = __restore_cpu_pa6t,
|
|
.oprofile_cpu_type = "ppc64/pa6t",
|
|
.oprofile_type = PPC_OPROFILE_PA6T,
|
|
.platform = "pa6t",
|
|
},
|
|
{ /* default match */
|
|
.pvr_mask = 0x00000000,
|
|
.pvr_value = 0x00000000,
|
|
.cpu_name = "POWER4 (compatible)",
|
|
.cpu_features = CPU_FTRS_COMPATIBLE,
|
|
.cpu_user_features = COMMON_USER_PPC64,
|
|
.mmu_features = MMU_FTRS_DEFAULT_HPTE_ARCH_V2,
|
|
.icache_bsize = 128,
|
|
.dcache_bsize = 128,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.platform = "power4",
|
|
}
|
|
#endif /* CONFIG_PPC_BOOK3S_64 */
|
|
|
|
#ifdef CONFIG_PPC32
|
|
#ifdef CONFIG_PPC_BOOK3S_32
|
|
{ /* 601 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00010000,
|
|
.cpu_name = "601",
|
|
.cpu_features = CPU_FTRS_PPC601,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_601_INSTR |
|
|
PPC_FEATURE_UNIFIED_CACHE | PPC_FEATURE_NO_TB,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc601",
|
|
},
|
|
{ /* 603 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00030000,
|
|
.cpu_name = "603",
|
|
.cpu_features = CPU_FTRS_603,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = 0,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_603,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc603",
|
|
},
|
|
{ /* 603e */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00060000,
|
|
.cpu_name = "603e",
|
|
.cpu_features = CPU_FTRS_603,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = 0,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_603,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc603",
|
|
},
|
|
{ /* 603ev */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00070000,
|
|
.cpu_name = "603ev",
|
|
.cpu_features = CPU_FTRS_603,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = 0,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_603,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc603",
|
|
},
|
|
{ /* 604 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00040000,
|
|
.cpu_name = "604",
|
|
.cpu_features = CPU_FTRS_604,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 2,
|
|
.cpu_setup = __setup_cpu_604,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc604",
|
|
},
|
|
{ /* 604e */
|
|
.pvr_mask = 0xfffff000,
|
|
.pvr_value = 0x00090000,
|
|
.cpu_name = "604e",
|
|
.cpu_features = CPU_FTRS_604,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.cpu_setup = __setup_cpu_604,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc604",
|
|
},
|
|
{ /* 604r */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00090000,
|
|
.cpu_name = "604r",
|
|
.cpu_features = CPU_FTRS_604,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.cpu_setup = __setup_cpu_604,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc604",
|
|
},
|
|
{ /* 604ev */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x000a0000,
|
|
.cpu_name = "604ev",
|
|
.cpu_features = CPU_FTRS_604,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.cpu_setup = __setup_cpu_604,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc604",
|
|
},
|
|
{ /* 740/750 (0x4202, don't support TAU ?) */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x00084202,
|
|
.cpu_name = "740/750",
|
|
.cpu_features = CPU_FTRS_740_NOTAU,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.cpu_setup = __setup_cpu_750,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc750",
|
|
},
|
|
{ /* 750CX (80100 and 8010x?) */
|
|
.pvr_mask = 0xfffffff0,
|
|
.pvr_value = 0x00080100,
|
|
.cpu_name = "750CX",
|
|
.cpu_features = CPU_FTRS_750,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.cpu_setup = __setup_cpu_750cx,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc750",
|
|
},
|
|
{ /* 750CX (82201 and 82202) */
|
|
.pvr_mask = 0xfffffff0,
|
|
.pvr_value = 0x00082200,
|
|
.cpu_name = "750CX",
|
|
.cpu_features = CPU_FTRS_750,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_750cx,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc750",
|
|
},
|
|
{ /* 750CXe (82214) */
|
|
.pvr_mask = 0xfffffff0,
|
|
.pvr_value = 0x00082210,
|
|
.cpu_name = "750CXe",
|
|
.cpu_features = CPU_FTRS_750,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_750cx,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc750",
|
|
},
|
|
{ /* 750CXe "Gekko" (83214) */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x00083214,
|
|
.cpu_name = "750CXe",
|
|
.cpu_features = CPU_FTRS_750,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_750cx,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc750",
|
|
},
|
|
{ /* 750CL (and "Broadway") */
|
|
.pvr_mask = 0xfffff0e0,
|
|
.pvr_value = 0x00087000,
|
|
.cpu_name = "750CL",
|
|
.cpu_features = CPU_FTRS_750CL,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_750,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc750",
|
|
.oprofile_cpu_type = "ppc/750",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
},
|
|
{ /* 745/755 */
|
|
.pvr_mask = 0xfffff000,
|
|
.pvr_value = 0x00083000,
|
|
.cpu_name = "745/755",
|
|
.cpu_features = CPU_FTRS_750,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_750,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc750",
|
|
},
|
|
{ /* 750FX rev 1.x */
|
|
.pvr_mask = 0xffffff00,
|
|
.pvr_value = 0x70000100,
|
|
.cpu_name = "750FX",
|
|
.cpu_features = CPU_FTRS_750FX1,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_750,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc750",
|
|
.oprofile_cpu_type = "ppc/750",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
},
|
|
{ /* 750FX rev 2.0 must disable HID0[DPM] */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x70000200,
|
|
.cpu_name = "750FX",
|
|
.cpu_features = CPU_FTRS_750FX2,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_750,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc750",
|
|
.oprofile_cpu_type = "ppc/750",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
},
|
|
{ /* 750FX (All revs except 2.0) */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x70000000,
|
|
.cpu_name = "750FX",
|
|
.cpu_features = CPU_FTRS_750FX,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_750fx,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc750",
|
|
.oprofile_cpu_type = "ppc/750",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
},
|
|
{ /* 750GX */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x70020000,
|
|
.cpu_name = "750GX",
|
|
.cpu_features = CPU_FTRS_750GX,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_750fx,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc750",
|
|
.oprofile_cpu_type = "ppc/750",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
},
|
|
{ /* 740/750 (L2CR bit need fixup for 740) */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00080000,
|
|
.cpu_name = "740/750",
|
|
.cpu_features = CPU_FTRS_740,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_IBM,
|
|
.cpu_setup = __setup_cpu_750,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc750",
|
|
},
|
|
{ /* 7400 rev 1.1 ? (no TAU) */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x000c1101,
|
|
.cpu_name = "7400 (1.1)",
|
|
.cpu_features = CPU_FTRS_7400_NOTAU,
|
|
.cpu_user_features = COMMON_USER |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_7400,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7400",
|
|
},
|
|
{ /* 7400 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x000c0000,
|
|
.cpu_name = "7400",
|
|
.cpu_features = CPU_FTRS_7400,
|
|
.cpu_user_features = COMMON_USER |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_7400,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7400",
|
|
},
|
|
{ /* 7410 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x800c0000,
|
|
.cpu_name = "7410",
|
|
.cpu_features = CPU_FTRS_7400,
|
|
.cpu_user_features = COMMON_USER |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_7410,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7400",
|
|
},
|
|
{ /* 7450 2.0 - no doze/nap */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x80000200,
|
|
.cpu_name = "7450",
|
|
.cpu_features = CPU_FTRS_7450_20,
|
|
.cpu_user_features = COMMON_USER |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_745x,
|
|
.oprofile_cpu_type = "ppc/7450",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7450",
|
|
},
|
|
{ /* 7450 2.1 */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x80000201,
|
|
.cpu_name = "7450",
|
|
.cpu_features = CPU_FTRS_7450_21,
|
|
.cpu_user_features = COMMON_USER |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_745x,
|
|
.oprofile_cpu_type = "ppc/7450",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7450",
|
|
},
|
|
{ /* 7450 2.3 and newer */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x80000000,
|
|
.cpu_name = "7450",
|
|
.cpu_features = CPU_FTRS_7450_23,
|
|
.cpu_user_features = COMMON_USER |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_745x,
|
|
.oprofile_cpu_type = "ppc/7450",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7450",
|
|
},
|
|
{ /* 7455 rev 1.x */
|
|
.pvr_mask = 0xffffff00,
|
|
.pvr_value = 0x80010100,
|
|
.cpu_name = "7455",
|
|
.cpu_features = CPU_FTRS_7455_1,
|
|
.cpu_user_features = COMMON_USER |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_745x,
|
|
.oprofile_cpu_type = "ppc/7450",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7450",
|
|
},
|
|
{ /* 7455 rev 2.0 */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x80010200,
|
|
.cpu_name = "7455",
|
|
.cpu_features = CPU_FTRS_7455_20,
|
|
.cpu_user_features = COMMON_USER |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_745x,
|
|
.oprofile_cpu_type = "ppc/7450",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7450",
|
|
},
|
|
{ /* 7455 others */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x80010000,
|
|
.cpu_name = "7455",
|
|
.cpu_features = CPU_FTRS_7455,
|
|
.cpu_user_features = COMMON_USER |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_745x,
|
|
.oprofile_cpu_type = "ppc/7450",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7450",
|
|
},
|
|
{ /* 7447/7457 Rev 1.0 */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x80020100,
|
|
.cpu_name = "7447/7457",
|
|
.cpu_features = CPU_FTRS_7447_10,
|
|
.cpu_user_features = COMMON_USER |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_745x,
|
|
.oprofile_cpu_type = "ppc/7450",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7450",
|
|
},
|
|
{ /* 7447/7457 Rev 1.1 */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x80020101,
|
|
.cpu_name = "7447/7457",
|
|
.cpu_features = CPU_FTRS_7447_10,
|
|
.cpu_user_features = COMMON_USER |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_745x,
|
|
.oprofile_cpu_type = "ppc/7450",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7450",
|
|
},
|
|
{ /* 7447/7457 Rev 1.2 and later */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x80020000,
|
|
.cpu_name = "7447/7457",
|
|
.cpu_features = CPU_FTRS_7447,
|
|
.cpu_user_features = COMMON_USER | PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_745x,
|
|
.oprofile_cpu_type = "ppc/7450",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7450",
|
|
},
|
|
{ /* 7447A */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x80030000,
|
|
.cpu_name = "7447A",
|
|
.cpu_features = CPU_FTRS_7447A,
|
|
.cpu_user_features = COMMON_USER |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_745x,
|
|
.oprofile_cpu_type = "ppc/7450",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7450",
|
|
},
|
|
{ /* 7448 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x80040000,
|
|
.cpu_name = "7448",
|
|
.cpu_features = CPU_FTRS_7448,
|
|
.cpu_user_features = COMMON_USER |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE | MMU_FTR_USE_HIGH_BATS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 6,
|
|
.pmc_type = PPC_PMC_G4,
|
|
.cpu_setup = __setup_cpu_745x,
|
|
.oprofile_cpu_type = "ppc/7450",
|
|
.oprofile_type = PPC_OPROFILE_G4,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc7450",
|
|
},
|
|
{ /* 82xx (8240, 8245, 8260 are all 603e cores) */
|
|
.pvr_mask = 0x7fff0000,
|
|
.pvr_value = 0x00810000,
|
|
.cpu_name = "82xx",
|
|
.cpu_features = CPU_FTRS_82XX,
|
|
.cpu_user_features = COMMON_USER,
|
|
.mmu_features = 0,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_603,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc603",
|
|
},
|
|
{ /* All G2_LE (603e core, plus some) have the same pvr */
|
|
.pvr_mask = 0x7fff0000,
|
|
.pvr_value = 0x00820000,
|
|
.cpu_name = "G2_LE",
|
|
.cpu_features = CPU_FTRS_G2_LE,
|
|
.cpu_user_features = COMMON_USER,
|
|
.mmu_features = MMU_FTR_USE_HIGH_BATS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_603,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc603",
|
|
},
|
|
{ /* e300c1 (a 603e core, plus some) on 83xx */
|
|
.pvr_mask = 0x7fff0000,
|
|
.pvr_value = 0x00830000,
|
|
.cpu_name = "e300c1",
|
|
.cpu_features = CPU_FTRS_E300,
|
|
.cpu_user_features = COMMON_USER,
|
|
.mmu_features = MMU_FTR_USE_HIGH_BATS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_603,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc603",
|
|
},
|
|
{ /* e300c2 (an e300c1 core, plus some, minus FPU) on 83xx */
|
|
.pvr_mask = 0x7fff0000,
|
|
.pvr_value = 0x00840000,
|
|
.cpu_name = "e300c2",
|
|
.cpu_features = CPU_FTRS_E300C2,
|
|
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
|
|
.mmu_features = MMU_FTR_USE_HIGH_BATS |
|
|
MMU_FTR_NEED_DTLB_SW_LRU,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_603,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc603",
|
|
},
|
|
{ /* e300c3 (e300c1, plus one IU, half cache size) on 83xx */
|
|
.pvr_mask = 0x7fff0000,
|
|
.pvr_value = 0x00850000,
|
|
.cpu_name = "e300c3",
|
|
.cpu_features = CPU_FTRS_E300,
|
|
.cpu_user_features = COMMON_USER,
|
|
.mmu_features = MMU_FTR_USE_HIGH_BATS |
|
|
MMU_FTR_NEED_DTLB_SW_LRU,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_603,
|
|
.machine_check = machine_check_generic,
|
|
.num_pmcs = 4,
|
|
.oprofile_cpu_type = "ppc/e300",
|
|
.oprofile_type = PPC_OPROFILE_FSL_EMB,
|
|
.platform = "ppc603",
|
|
},
|
|
{ /* e300c4 (e300c1, plus one IU) */
|
|
.pvr_mask = 0x7fff0000,
|
|
.pvr_value = 0x00860000,
|
|
.cpu_name = "e300c4",
|
|
.cpu_features = CPU_FTRS_E300,
|
|
.cpu_user_features = COMMON_USER,
|
|
.mmu_features = MMU_FTR_USE_HIGH_BATS |
|
|
MMU_FTR_NEED_DTLB_SW_LRU,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_603,
|
|
.machine_check = machine_check_generic,
|
|
.num_pmcs = 4,
|
|
.oprofile_cpu_type = "ppc/e300",
|
|
.oprofile_type = PPC_OPROFILE_FSL_EMB,
|
|
.platform = "ppc603",
|
|
},
|
|
{ /* default match, we assume split I/D cache & TB (non-601)... */
|
|
.pvr_mask = 0x00000000,
|
|
.pvr_value = 0x00000000,
|
|
.cpu_name = "(generic PPC)",
|
|
.cpu_features = CPU_FTRS_CLASSIC32,
|
|
.cpu_user_features = COMMON_USER,
|
|
.mmu_features = MMU_FTR_HPTE_TABLE,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_generic,
|
|
.platform = "ppc603",
|
|
},
|
|
#endif /* CONFIG_PPC_BOOK3S_32 */
|
|
#ifdef CONFIG_PPC_8xx
|
|
{ /* 8xx */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = PVR_8xx,
|
|
.cpu_name = "8xx",
|
|
/* CPU_FTR_MAYBE_CAN_DOZE is possible,
|
|
* if the 8xx code is there.... */
|
|
.cpu_features = CPU_FTRS_8XX,
|
|
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
|
|
.mmu_features = MMU_FTR_TYPE_8xx,
|
|
.icache_bsize = 16,
|
|
.dcache_bsize = 16,
|
|
.machine_check = machine_check_8xx,
|
|
.platform = "ppc823",
|
|
},
|
|
#endif /* CONFIG_PPC_8xx */
|
|
#ifdef CONFIG_40x
|
|
{ /* 403GC */
|
|
.pvr_mask = 0xffffff00,
|
|
.pvr_value = 0x00200200,
|
|
.cpu_name = "403GC",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 16,
|
|
.dcache_bsize = 16,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc403",
|
|
},
|
|
{ /* 403GCX */
|
|
.pvr_mask = 0xffffff00,
|
|
.pvr_value = 0x00201400,
|
|
.cpu_name = "403GCX",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_NO_TB,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 16,
|
|
.dcache_bsize = 16,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc403",
|
|
},
|
|
{ /* 403G ?? */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00200000,
|
|
.cpu_name = "403G ??",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 16,
|
|
.dcache_bsize = 16,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc403",
|
|
},
|
|
{ /* 405GP */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x40110000,
|
|
.cpu_name = "405GP",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* STB 03xxx */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x40130000,
|
|
.cpu_name = "STB03xxx",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* STB 04xxx */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x41810000,
|
|
.cpu_name = "STB04xxx",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* NP405L */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x41610000,
|
|
.cpu_name = "NP405L",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* NP4GS3 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x40B10000,
|
|
.cpu_name = "NP4GS3",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* NP405H */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x41410000,
|
|
.cpu_name = "NP405H",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* 405GPr */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x50910000,
|
|
.cpu_name = "405GPr",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* STBx25xx */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x51510000,
|
|
.cpu_name = "STBx25xx",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* 405LP */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x41F10000,
|
|
.cpu_name = "405LP",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* Xilinx Virtex-II Pro */
|
|
.pvr_mask = 0xfffff000,
|
|
.pvr_value = 0x20010000,
|
|
.cpu_name = "Virtex-II Pro",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* Xilinx Virtex-4 FX */
|
|
.pvr_mask = 0xfffff000,
|
|
.pvr_value = 0x20011000,
|
|
.cpu_name = "Virtex-4 FX",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* 405EP */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x51210000,
|
|
.cpu_name = "405EP",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* 405EX Rev. A/B with Security */
|
|
.pvr_mask = 0xffff000f,
|
|
.pvr_value = 0x12910007,
|
|
.cpu_name = "405EX Rev. A/B",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* 405EX Rev. C without Security */
|
|
.pvr_mask = 0xffff000f,
|
|
.pvr_value = 0x1291000d,
|
|
.cpu_name = "405EX Rev. C",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* 405EX Rev. C with Security */
|
|
.pvr_mask = 0xffff000f,
|
|
.pvr_value = 0x1291000f,
|
|
.cpu_name = "405EX Rev. C",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* 405EX Rev. D without Security */
|
|
.pvr_mask = 0xffff000f,
|
|
.pvr_value = 0x12910003,
|
|
.cpu_name = "405EX Rev. D",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* 405EX Rev. D with Security */
|
|
.pvr_mask = 0xffff000f,
|
|
.pvr_value = 0x12910005,
|
|
.cpu_name = "405EX Rev. D",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* 405EXr Rev. A/B without Security */
|
|
.pvr_mask = 0xffff000f,
|
|
.pvr_value = 0x12910001,
|
|
.cpu_name = "405EXr Rev. A/B",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* 405EXr Rev. C without Security */
|
|
.pvr_mask = 0xffff000f,
|
|
.pvr_value = 0x12910009,
|
|
.cpu_name = "405EXr Rev. C",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* 405EXr Rev. C with Security */
|
|
.pvr_mask = 0xffff000f,
|
|
.pvr_value = 0x1291000b,
|
|
.cpu_name = "405EXr Rev. C",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* 405EXr Rev. D without Security */
|
|
.pvr_mask = 0xffff000f,
|
|
.pvr_value = 0x12910000,
|
|
.cpu_name = "405EXr Rev. D",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* 405EXr Rev. D with Security */
|
|
.pvr_mask = 0xffff000f,
|
|
.pvr_value = 0x12910002,
|
|
.cpu_name = "405EXr Rev. D",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{
|
|
/* 405EZ */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x41510000,
|
|
.cpu_name = "405EZ",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* APM8018X */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x7ff11432,
|
|
.cpu_name = "APM8018X",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
},
|
|
{ /* default match */
|
|
.pvr_mask = 0x00000000,
|
|
.pvr_value = 0x00000000,
|
|
.cpu_name = "(generic 40x PPC)",
|
|
.cpu_features = CPU_FTRS_40X,
|
|
.cpu_user_features = PPC_FEATURE_32 |
|
|
PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
|
|
.mmu_features = MMU_FTR_TYPE_40x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc405",
|
|
}
|
|
|
|
#endif /* CONFIG_40x */
|
|
#ifdef CONFIG_44x
|
|
{
|
|
.pvr_mask = 0xf0000fff,
|
|
.pvr_value = 0x40000850,
|
|
.cpu_name = "440GR Rev. A",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */
|
|
.pvr_mask = 0xf0000fff,
|
|
.pvr_value = 0x40000858,
|
|
.cpu_name = "440EP Rev. A",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_440ep,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc440",
|
|
},
|
|
{
|
|
.pvr_mask = 0xf0000fff,
|
|
.pvr_value = 0x400008d3,
|
|
.cpu_name = "440GR Rev. B",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* Matches both physical and logical PVR for 440EP (logical pvr = pvr | 0x8) */
|
|
.pvr_mask = 0xf0000ff7,
|
|
.pvr_value = 0x400008d4,
|
|
.cpu_name = "440EP Rev. C",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_440ep,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */
|
|
.pvr_mask = 0xf0000fff,
|
|
.pvr_value = 0x400008db,
|
|
.cpu_name = "440EP Rev. B",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_440ep,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 440GRX */
|
|
.pvr_mask = 0xf0000ffb,
|
|
.pvr_value = 0x200008D0,
|
|
.cpu_name = "440GRX",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_440grx,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* Use logical PVR for 440EPx (logical pvr = pvr | 0x8) */
|
|
.pvr_mask = 0xf0000ffb,
|
|
.pvr_value = 0x200008D8,
|
|
.cpu_name = "440EPX",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_440epx,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 440GP Rev. B */
|
|
.pvr_mask = 0xf0000fff,
|
|
.pvr_value = 0x40000440,
|
|
.cpu_name = "440GP Rev. B",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc440gp",
|
|
},
|
|
{ /* 440GP Rev. C */
|
|
.pvr_mask = 0xf0000fff,
|
|
.pvr_value = 0x40000481,
|
|
.cpu_name = "440GP Rev. C",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc440gp",
|
|
},
|
|
{ /* 440GX Rev. A */
|
|
.pvr_mask = 0xf0000fff,
|
|
.pvr_value = 0x50000850,
|
|
.cpu_name = "440GX Rev. A",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_440gx,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 440GX Rev. B */
|
|
.pvr_mask = 0xf0000fff,
|
|
.pvr_value = 0x50000851,
|
|
.cpu_name = "440GX Rev. B",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_440gx,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 440GX Rev. C */
|
|
.pvr_mask = 0xf0000fff,
|
|
.pvr_value = 0x50000892,
|
|
.cpu_name = "440GX Rev. C",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_440gx,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 440GX Rev. F */
|
|
.pvr_mask = 0xf0000fff,
|
|
.pvr_value = 0x50000894,
|
|
.cpu_name = "440GX Rev. F",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_440gx,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 440SP Rev. A */
|
|
.pvr_mask = 0xfff00fff,
|
|
.pvr_value = 0x53200891,
|
|
.cpu_name = "440SP Rev. A",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 440SPe Rev. A */
|
|
.pvr_mask = 0xfff00fff,
|
|
.pvr_value = 0x53400890,
|
|
.cpu_name = "440SPe Rev. A",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_440spe,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 440SPe Rev. B */
|
|
.pvr_mask = 0xfff00fff,
|
|
.pvr_value = 0x53400891,
|
|
.cpu_name = "440SPe Rev. B",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_440spe,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 440 in Xilinx Virtex-5 FXT */
|
|
.pvr_mask = 0xfffffff0,
|
|
.pvr_value = 0x7ff21910,
|
|
.cpu_name = "440 in Virtex-5 FXT",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_440x5,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 460EX */
|
|
.pvr_mask = 0xffff0006,
|
|
.pvr_value = 0x13020002,
|
|
.cpu_name = "460EX",
|
|
.cpu_features = CPU_FTRS_440x6,
|
|
.cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_460ex,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 460EX Rev B */
|
|
.pvr_mask = 0xffff0007,
|
|
.pvr_value = 0x13020004,
|
|
.cpu_name = "460EX Rev. B",
|
|
.cpu_features = CPU_FTRS_440x6,
|
|
.cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_460ex,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 460GT */
|
|
.pvr_mask = 0xffff0006,
|
|
.pvr_value = 0x13020000,
|
|
.cpu_name = "460GT",
|
|
.cpu_features = CPU_FTRS_440x6,
|
|
.cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_460gt,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 460GT Rev B */
|
|
.pvr_mask = 0xffff0007,
|
|
.pvr_value = 0x13020005,
|
|
.cpu_name = "460GT Rev. B",
|
|
.cpu_features = CPU_FTRS_440x6,
|
|
.cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_460gt,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 460SX */
|
|
.pvr_mask = 0xffffff00,
|
|
.pvr_value = 0x13541800,
|
|
.cpu_name = "460SX",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_460sx,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
{ /* 464 in APM821xx */
|
|
.pvr_mask = 0xfffffff0,
|
|
.pvr_value = 0x12C41C80,
|
|
.cpu_name = "APM821XX",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE |
|
|
PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_apm821xx,
|
|
.machine_check = machine_check_440A,
|
|
.platform = "ppc440",
|
|
},
|
|
#ifdef CONFIG_PPC_47x
|
|
{ /* 476 DD2 core */
|
|
.pvr_mask = 0xffffffff,
|
|
.pvr_value = 0x11a52080,
|
|
.cpu_name = "476",
|
|
.cpu_features = CPU_FTRS_47X | CPU_FTR_476_DD2,
|
|
.cpu_user_features = COMMON_USER_BOOKE |
|
|
PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_47x |
|
|
MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 128,
|
|
.machine_check = machine_check_47x,
|
|
.platform = "ppc470",
|
|
},
|
|
{ /* 476fpe */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x7ff50000,
|
|
.cpu_name = "476fpe",
|
|
.cpu_features = CPU_FTRS_47X | CPU_FTR_476_DD2,
|
|
.cpu_user_features = COMMON_USER_BOOKE |
|
|
PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_47x |
|
|
MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 128,
|
|
.machine_check = machine_check_47x,
|
|
.platform = "ppc470",
|
|
},
|
|
{ /* 476 iss */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x00050000,
|
|
.cpu_name = "476",
|
|
.cpu_features = CPU_FTRS_47X,
|
|
.cpu_user_features = COMMON_USER_BOOKE |
|
|
PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_47x |
|
|
MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 128,
|
|
.machine_check = machine_check_47x,
|
|
.platform = "ppc470",
|
|
},
|
|
{ /* 476 others */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x11a50000,
|
|
.cpu_name = "476",
|
|
.cpu_features = CPU_FTRS_47X,
|
|
.cpu_user_features = COMMON_USER_BOOKE |
|
|
PPC_FEATURE_HAS_FPU,
|
|
.mmu_features = MMU_FTR_TYPE_47x |
|
|
MMU_FTR_USE_TLBIVAX_BCAST | MMU_FTR_LOCK_BCAST_INVAL,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 128,
|
|
.machine_check = machine_check_47x,
|
|
.platform = "ppc470",
|
|
},
|
|
#endif /* CONFIG_PPC_47x */
|
|
{ /* default match */
|
|
.pvr_mask = 0x00000000,
|
|
.pvr_value = 0x00000000,
|
|
.cpu_name = "(generic 44x PPC)",
|
|
.cpu_features = CPU_FTRS_44X,
|
|
.cpu_user_features = COMMON_USER_BOOKE,
|
|
.mmu_features = MMU_FTR_TYPE_44x,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_4xx,
|
|
.platform = "ppc440",
|
|
}
|
|
#endif /* CONFIG_44x */
|
|
#ifdef CONFIG_E200
|
|
{ /* e200z5 */
|
|
.pvr_mask = 0xfff00000,
|
|
.pvr_value = 0x81000000,
|
|
.cpu_name = "e200z5",
|
|
/* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
|
|
.cpu_features = CPU_FTRS_E200,
|
|
.cpu_user_features = COMMON_USER_BOOKE |
|
|
PPC_FEATURE_HAS_EFP_SINGLE |
|
|
PPC_FEATURE_UNIFIED_CACHE,
|
|
.mmu_features = MMU_FTR_TYPE_FSL_E,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_e200,
|
|
.platform = "ppc5554",
|
|
},
|
|
{ /* e200z6 */
|
|
.pvr_mask = 0xfff00000,
|
|
.pvr_value = 0x81100000,
|
|
.cpu_name = "e200z6",
|
|
/* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
|
|
.cpu_features = CPU_FTRS_E200,
|
|
.cpu_user_features = COMMON_USER_BOOKE |
|
|
PPC_FEATURE_HAS_SPE_COMP |
|
|
PPC_FEATURE_HAS_EFP_SINGLE_COMP |
|
|
PPC_FEATURE_UNIFIED_CACHE,
|
|
.mmu_features = MMU_FTR_TYPE_FSL_E,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_e200,
|
|
.platform = "ppc5554",
|
|
},
|
|
{ /* default match */
|
|
.pvr_mask = 0x00000000,
|
|
.pvr_value = 0x00000000,
|
|
.cpu_name = "(generic E200 PPC)",
|
|
.cpu_features = CPU_FTRS_E200,
|
|
.cpu_user_features = COMMON_USER_BOOKE |
|
|
PPC_FEATURE_HAS_EFP_SINGLE |
|
|
PPC_FEATURE_UNIFIED_CACHE,
|
|
.mmu_features = MMU_FTR_TYPE_FSL_E,
|
|
.dcache_bsize = 32,
|
|
.cpu_setup = __setup_cpu_e200,
|
|
.machine_check = machine_check_e200,
|
|
.platform = "ppc5554",
|
|
}
|
|
#endif /* CONFIG_E200 */
|
|
#endif /* CONFIG_PPC32 */
|
|
#ifdef CONFIG_E500
|
|
#ifdef CONFIG_PPC32
|
|
#ifndef CONFIG_PPC_E500MC
|
|
{ /* e500 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x80200000,
|
|
.cpu_name = "e500",
|
|
.cpu_features = CPU_FTRS_E500,
|
|
.cpu_user_features = COMMON_USER_BOOKE |
|
|
PPC_FEATURE_HAS_SPE_COMP |
|
|
PPC_FEATURE_HAS_EFP_SINGLE_COMP,
|
|
.cpu_user_features2 = PPC_FEATURE2_ISEL,
|
|
.mmu_features = MMU_FTR_TYPE_FSL_E,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.oprofile_cpu_type = "ppc/e500",
|
|
.oprofile_type = PPC_OPROFILE_FSL_EMB,
|
|
.cpu_setup = __setup_cpu_e500v1,
|
|
.machine_check = machine_check_e500,
|
|
.platform = "ppc8540",
|
|
},
|
|
{ /* e500v2 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x80210000,
|
|
.cpu_name = "e500v2",
|
|
.cpu_features = CPU_FTRS_E500_2,
|
|
.cpu_user_features = COMMON_USER_BOOKE |
|
|
PPC_FEATURE_HAS_SPE_COMP |
|
|
PPC_FEATURE_HAS_EFP_SINGLE_COMP |
|
|
PPC_FEATURE_HAS_EFP_DOUBLE_COMP,
|
|
.cpu_user_features2 = PPC_FEATURE2_ISEL,
|
|
.mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.num_pmcs = 4,
|
|
.oprofile_cpu_type = "ppc/e500",
|
|
.oprofile_type = PPC_OPROFILE_FSL_EMB,
|
|
.cpu_setup = __setup_cpu_e500v2,
|
|
.machine_check = machine_check_e500,
|
|
.platform = "ppc8548",
|
|
.cpu_down_flush = cpu_down_flush_e500v2,
|
|
},
|
|
#else
|
|
{ /* e500mc */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x80230000,
|
|
.cpu_name = "e500mc",
|
|
.cpu_features = CPU_FTRS_E500MC,
|
|
.cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
|
|
.cpu_user_features2 = PPC_FEATURE2_ISEL,
|
|
.mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS |
|
|
MMU_FTR_USE_TLBILX,
|
|
.icache_bsize = 64,
|
|
.dcache_bsize = 64,
|
|
.num_pmcs = 4,
|
|
.oprofile_cpu_type = "ppc/e500mc",
|
|
.oprofile_type = PPC_OPROFILE_FSL_EMB,
|
|
.cpu_setup = __setup_cpu_e500mc,
|
|
.machine_check = machine_check_e500mc,
|
|
.platform = "ppce500mc",
|
|
.cpu_down_flush = cpu_down_flush_e500mc,
|
|
},
|
|
#endif /* CONFIG_PPC_E500MC */
|
|
#endif /* CONFIG_PPC32 */
|
|
#ifdef CONFIG_PPC_E500MC
|
|
{ /* e5500 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x80240000,
|
|
.cpu_name = "e5500",
|
|
.cpu_features = CPU_FTRS_E5500,
|
|
.cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
|
|
.cpu_user_features2 = PPC_FEATURE2_ISEL,
|
|
.mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS |
|
|
MMU_FTR_USE_TLBILX,
|
|
.icache_bsize = 64,
|
|
.dcache_bsize = 64,
|
|
.num_pmcs = 4,
|
|
.oprofile_cpu_type = "ppc/e500mc",
|
|
.oprofile_type = PPC_OPROFILE_FSL_EMB,
|
|
.cpu_setup = __setup_cpu_e5500,
|
|
#ifndef CONFIG_PPC32
|
|
.cpu_restore = __restore_cpu_e5500,
|
|
#endif
|
|
.machine_check = machine_check_e500mc,
|
|
.platform = "ppce5500",
|
|
.cpu_down_flush = cpu_down_flush_e5500,
|
|
},
|
|
{ /* e6500 */
|
|
.pvr_mask = 0xffff0000,
|
|
.pvr_value = 0x80400000,
|
|
.cpu_name = "e6500",
|
|
.cpu_features = CPU_FTRS_E6500,
|
|
.cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU |
|
|
PPC_FEATURE_HAS_ALTIVEC_COMP,
|
|
.cpu_user_features2 = PPC_FEATURE2_ISEL,
|
|
.mmu_features = MMU_FTR_TYPE_FSL_E | MMU_FTR_BIG_PHYS |
|
|
MMU_FTR_USE_TLBILX,
|
|
.icache_bsize = 64,
|
|
.dcache_bsize = 64,
|
|
.num_pmcs = 6,
|
|
.oprofile_cpu_type = "ppc/e6500",
|
|
.oprofile_type = PPC_OPROFILE_FSL_EMB,
|
|
.cpu_setup = __setup_cpu_e6500,
|
|
#ifndef CONFIG_PPC32
|
|
.cpu_restore = __restore_cpu_e6500,
|
|
#endif
|
|
.machine_check = machine_check_e500mc,
|
|
.platform = "ppce6500",
|
|
.cpu_down_flush = cpu_down_flush_e6500,
|
|
},
|
|
#endif /* CONFIG_PPC_E500MC */
|
|
#ifdef CONFIG_PPC32
|
|
{ /* default match */
|
|
.pvr_mask = 0x00000000,
|
|
.pvr_value = 0x00000000,
|
|
.cpu_name = "(generic E500 PPC)",
|
|
.cpu_features = CPU_FTRS_E500,
|
|
.cpu_user_features = COMMON_USER_BOOKE |
|
|
PPC_FEATURE_HAS_SPE_COMP |
|
|
PPC_FEATURE_HAS_EFP_SINGLE_COMP,
|
|
.mmu_features = MMU_FTR_TYPE_FSL_E,
|
|
.icache_bsize = 32,
|
|
.dcache_bsize = 32,
|
|
.machine_check = machine_check_e500,
|
|
.platform = "powerpc",
|
|
}
|
|
#endif /* CONFIG_PPC32 */
|
|
#endif /* CONFIG_E500 */
|
|
};
|
|
|
|
void __init set_cur_cpu_spec(struct cpu_spec *s)
|
|
{
|
|
struct cpu_spec *t = &the_cpu_spec;
|
|
|
|
t = PTRRELOC(t);
|
|
*t = *s;
|
|
|
|
*PTRRELOC(&cur_cpu_spec) = &the_cpu_spec;
|
|
}
|
|
|
|
static struct cpu_spec * __init setup_cpu_spec(unsigned long offset,
|
|
struct cpu_spec *s)
|
|
{
|
|
struct cpu_spec *t = &the_cpu_spec;
|
|
struct cpu_spec old;
|
|
|
|
t = PTRRELOC(t);
|
|
old = *t;
|
|
|
|
/* Copy everything, then do fixups */
|
|
*t = *s;
|
|
|
|
/*
|
|
* If we are overriding a previous value derived from the real
|
|
* PVR with a new value obtained using a logical PVR value,
|
|
* don't modify the performance monitor fields.
|
|
*/
|
|
if (old.num_pmcs && !s->num_pmcs) {
|
|
t->num_pmcs = old.num_pmcs;
|
|
t->pmc_type = old.pmc_type;
|
|
t->oprofile_type = old.oprofile_type;
|
|
t->oprofile_mmcra_sihv = old.oprofile_mmcra_sihv;
|
|
t->oprofile_mmcra_sipr = old.oprofile_mmcra_sipr;
|
|
t->oprofile_mmcra_clear = old.oprofile_mmcra_clear;
|
|
|
|
/*
|
|
* If we have passed through this logic once before and
|
|
* have pulled the default case because the real PVR was
|
|
* not found inside cpu_specs[], then we are possibly
|
|
* running in compatibility mode. In that case, let the
|
|
* oprofiler know which set of compatibility counters to
|
|
* pull from by making sure the oprofile_cpu_type string
|
|
* is set to that of compatibility mode. If the
|
|
* oprofile_cpu_type already has a value, then we are
|
|
* possibly overriding a real PVR with a logical one,
|
|
* and, in that case, keep the current value for
|
|
* oprofile_cpu_type.
|
|
*/
|
|
if (old.oprofile_cpu_type != NULL) {
|
|
t->oprofile_cpu_type = old.oprofile_cpu_type;
|
|
t->oprofile_type = old.oprofile_type;
|
|
}
|
|
}
|
|
|
|
*PTRRELOC(&cur_cpu_spec) = &the_cpu_spec;
|
|
|
|
/*
|
|
* Set the base platform string once; assumes
|
|
* we're called with real pvr first.
|
|
*/
|
|
if (*PTRRELOC(&powerpc_base_platform) == NULL)
|
|
*PTRRELOC(&powerpc_base_platform) = t->platform;
|
|
|
|
#if defined(CONFIG_PPC64) || defined(CONFIG_BOOKE)
|
|
/* ppc64 and booke expect identify_cpu to also call setup_cpu for
|
|
* that processor. I will consolidate that at a later time, for now,
|
|
* just use #ifdef. We also don't need to PTRRELOC the function
|
|
* pointer on ppc64 and booke as we are running at 0 in real mode
|
|
* on ppc64 and reloc_offset is always 0 on booke.
|
|
*/
|
|
if (t->cpu_setup) {
|
|
t->cpu_setup(offset, t);
|
|
}
|
|
#endif /* CONFIG_PPC64 || CONFIG_BOOKE */
|
|
|
|
return t;
|
|
}
|
|
|
|
struct cpu_spec * __init identify_cpu(unsigned long offset, unsigned int pvr)
|
|
{
|
|
struct cpu_spec *s = cpu_specs;
|
|
int i;
|
|
|
|
s = PTRRELOC(s);
|
|
|
|
for (i = 0; i < ARRAY_SIZE(cpu_specs); i++,s++) {
|
|
if ((pvr & s->pvr_mask) == s->pvr_value)
|
|
return setup_cpu_spec(offset, s);
|
|
}
|
|
|
|
BUG();
|
|
|
|
return NULL;
|
|
}
|
|
|
|
/*
|
|
* Used by cpufeatures to get the name for CPUs with a PVR table.
|
|
* If they don't hae a PVR table, cpufeatures gets the name from
|
|
* cpu device-tree node.
|
|
*/
|
|
void __init identify_cpu_name(unsigned int pvr)
|
|
{
|
|
struct cpu_spec *s = cpu_specs;
|
|
struct cpu_spec *t = &the_cpu_spec;
|
|
int i;
|
|
|
|
s = PTRRELOC(s);
|
|
t = PTRRELOC(t);
|
|
|
|
for (i = 0; i < ARRAY_SIZE(cpu_specs); i++,s++) {
|
|
if ((pvr & s->pvr_mask) == s->pvr_value) {
|
|
t->cpu_name = s->cpu_name;
|
|
return;
|
|
}
|
|
}
|
|
}
|
|
|
|
|
|
#ifdef CONFIG_JUMP_LABEL_FEATURE_CHECKS
|
|
struct static_key_true cpu_feature_keys[NUM_CPU_FTR_KEYS] = {
|
|
[0 ... NUM_CPU_FTR_KEYS - 1] = STATIC_KEY_TRUE_INIT
|
|
};
|
|
EXPORT_SYMBOL_GPL(cpu_feature_keys);
|
|
|
|
void __init cpu_feature_keys_init(void)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < NUM_CPU_FTR_KEYS; i++) {
|
|
unsigned long f = 1ul << i;
|
|
|
|
if (!(cur_cpu_spec->cpu_features & f))
|
|
static_branch_disable(&cpu_feature_keys[i]);
|
|
}
|
|
}
|
|
|
|
struct static_key_true mmu_feature_keys[NUM_MMU_FTR_KEYS] = {
|
|
[0 ... NUM_MMU_FTR_KEYS - 1] = STATIC_KEY_TRUE_INIT
|
|
};
|
|
EXPORT_SYMBOL_GPL(mmu_feature_keys);
|
|
|
|
void __init mmu_feature_keys_init(void)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < NUM_MMU_FTR_KEYS; i++) {
|
|
unsigned long f = 1ul << i;
|
|
|
|
if (!(cur_cpu_spec->mmu_features & f))
|
|
static_branch_disable(&mmu_feature_keys[i]);
|
|
}
|
|
}
|
|
#endif
|