cd99ddbea2
In TLB miss handlers, updating the perf counter is only useful when performing a perf analysis. As it has a noticeable overhead, let's only do it when needed. In order to do so, the exit of the miss handlers will be patched when starting/stopping 'perf': the first register restore instruction of each exit point will be replaced by a jump to the counting code. Once this is done, CONFIG_PPC_8xx_PERF_EVENT becomes useless as this feature doesn't add any overhead. Signed-off-by: Christophe Leroy <christophe.leroy@c-s.fr> Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
22 lines
733 B
Makefile
22 lines
733 B
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
subdir-ccflags-$(CONFIG_PPC_WERROR) := -Werror
|
|
|
|
obj-$(CONFIG_PERF_EVENTS) += callchain.o perf_regs.o
|
|
|
|
obj-$(CONFIG_PPC_PERF_CTRS) += core-book3s.o bhrb.o
|
|
obj64-$(CONFIG_PPC_PERF_CTRS) += power4-pmu.o ppc970-pmu.o power5-pmu.o \
|
|
power5+-pmu.o power6-pmu.o power7-pmu.o \
|
|
isa207-common.o power8-pmu.o power9-pmu.o
|
|
obj32-$(CONFIG_PPC_PERF_CTRS) += mpc7450-pmu.o
|
|
|
|
obj-$(CONFIG_PPC_POWERNV) += imc-pmu.o
|
|
obj-$(CONFIG_FSL_EMB_PERF_EVENT) += core-fsl-emb.o
|
|
obj-$(CONFIG_FSL_EMB_PERF_EVENT_E500) += e500-pmu.o e6500-pmu.o
|
|
|
|
obj-$(CONFIG_HV_PERF_CTRS) += hv-24x7.o hv-gpci.o hv-common.o
|
|
|
|
obj-$(CONFIG_PPC_8xx) += 8xx-pmu.o
|
|
|
|
obj-$(CONFIG_PPC64) += $(obj64-y)
|
|
obj-$(CONFIG_PPC32) += $(obj32-y)
|