2955de5fad
The MX1 only has one possible CPU type, ARM920T. Select it in Kconfig. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
47 lines
1 KiB
Plaintext
47 lines
1 KiB
Plaintext
if ARCH_MXC
|
|
|
|
menu "Freescale MXC Implementations"
|
|
|
|
choice
|
|
prompt "MXC/iMX Base Type"
|
|
default ARCH_MX3
|
|
|
|
config ARCH_MX1
|
|
bool "MX1-based"
|
|
select CPU_ARM920T
|
|
help
|
|
This enables support for systems based on the Freescale i.MX1 family
|
|
|
|
config ARCH_MX2
|
|
bool "MX2-based"
|
|
select CPU_ARM926T
|
|
help
|
|
This enables support for systems based on the Freescale i.MX2 family
|
|
|
|
config ARCH_MX3
|
|
bool "MX3-based"
|
|
select CPU_V6
|
|
help
|
|
This enables support for systems based on the Freescale i.MX3 family
|
|
|
|
endchoice
|
|
|
|
source "arch/arm/mach-mx1/Kconfig"
|
|
source "arch/arm/mach-mx2/Kconfig"
|
|
source "arch/arm/mach-mx3/Kconfig"
|
|
|
|
endmenu
|
|
|
|
config MXC_IRQ_PRIOR
|
|
bool "Use IRQ priority"
|
|
depends on ARCH_MXC
|
|
help
|
|
Select this if you want to use prioritized IRQ handling.
|
|
This feature prevents higher priority ISR to be interrupted
|
|
by lower priority IRQ even IRQF_DISABLED flag is not set.
|
|
This may be useful in embedded applications, where are strong
|
|
requirements for timing.
|
|
Say N here, unless you have a specialized requirement.
|
|
|
|
endif
|