02b4e2756e
All ARMv5 and older CPUs invalidate their caches in the early assembly setup function, prior to enabling the MMU. This is because the L1 cache should not contain any data relevant to the execution of the kernel at this point; all data should have been flushed out to memory. This requirement should also be true for ARMv6 and ARMv7 CPUs - indeed, these typically do not search their caches when caching is disabled (as it needs to be when the MMU is disabled) so this change should be safe. ARMv7 allows there to be CPUs which search their caches while caching is disabled, and it's permitted that the cache is uninitialised at boot; for these, the architecture reference manual requires that an implementation specific code sequence is used immediately after reset to ensure that the cache is placed into a sane state. Such functionality is definitely outside the remit of the Linux kernel, and must be done by the SoC's firmware before _any_ CPU gets to the Linux kernel. Changing the data cache clean+invalidate to a mere invalidate allows us to get rid of a lot of platform specific hacks around this issue for their secondary CPU bringup paths - some of which were buggy. Reviewed-by: Florian Fainelli <f.fainelli@gmail.com> Tested-by: Florian Fainelli <f.fainelli@gmail.com> Tested-by: Heiko Stuebner <heiko@sntech.de> Tested-by: Dinh Nguyen <dinguyen@opensource.altera.com> Acked-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com> Tested-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com> Acked-by: Shawn Guo <shawn.guo@linaro.org> Tested-by: Thierry Reding <treding@nvidia.com> Acked-by: Thierry Reding <treding@nvidia.com> Tested-by: Geert Uytterhoeven <geert+renesas@glider.be> Tested-by: Michal Simek <michal.simek@xilinx.com> Tested-by: Wei Xu <xuwei5@hisilicon.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
23 lines
698 B
C
23 lines
698 B
C
#ifndef __HISILICON_CORE_H
|
|
#define __HISILICON_CORE_H
|
|
|
|
#include <linux/reboot.h>
|
|
|
|
extern void hi3xxx_set_cpu_jump(int cpu, void *jump_addr);
|
|
extern int hi3xxx_get_cpu_jump(int cpu);
|
|
extern void secondary_startup(void);
|
|
extern struct smp_operations hi3xxx_smp_ops;
|
|
|
|
extern void hi3xxx_cpu_die(unsigned int cpu);
|
|
extern int hi3xxx_cpu_kill(unsigned int cpu);
|
|
extern void hi3xxx_set_cpu(int cpu, bool enable);
|
|
|
|
extern struct smp_operations hix5hd2_smp_ops;
|
|
extern void hix5hd2_set_cpu(int cpu, bool enable);
|
|
extern void hix5hd2_cpu_die(unsigned int cpu);
|
|
|
|
extern struct smp_operations hip01_smp_ops;
|
|
extern void hip01_set_cpu(int cpu, bool enable);
|
|
extern void hip01_cpu_die(unsigned int cpu);
|
|
#endif
|