e149ca29f3
Remove the ambiguity with GPL-2.0 and use an explicit GPL-2.0-only tag. Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com> Reviewed-by: Daniel Baluta <daniel.baluta@nxp.com> Reviewed-by: Kai Vehmanen <kai.vehmanen@linux.intel.com> Reviewed-by: Guennadi Liakhovetski <guennadi.liakhovetski@linux.intel.com> Link: https://lore.kernel.org/r/20200501145850.15178-1-pierre-louis.bossart@linux.intel.com Signed-off-by: Mark Brown <broonie@kernel.org>
55 lines
1.2 KiB
C
55 lines
1.2 KiB
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */
|
|
/*
|
|
* Copyright 2019 NXP
|
|
*
|
|
* Author: Daniel Baluta <daniel.baluta@nxp.com>
|
|
*/
|
|
|
|
#ifndef __INCLUDE_SOUND_SOF_DAI_IMX_H__
|
|
#define __INCLUDE_SOUND_SOF_DAI_IMX_H__
|
|
|
|
#include <sound/sof/header.h>
|
|
|
|
/* ESAI Configuration Request - SOF_IPC_DAI_ESAI_CONFIG */
|
|
struct sof_ipc_dai_esai_params {
|
|
struct sof_ipc_hdr hdr;
|
|
|
|
/* MCLK */
|
|
uint16_t reserved1;
|
|
uint16_t mclk_id;
|
|
uint32_t mclk_direction;
|
|
|
|
uint32_t mclk_rate; /* MCLK frequency in Hz */
|
|
uint32_t fsync_rate; /* FSYNC frequency in Hz */
|
|
uint32_t bclk_rate; /* BCLK frequency in Hz */
|
|
|
|
/* TDM */
|
|
uint32_t tdm_slots;
|
|
uint32_t rx_slots;
|
|
uint32_t tx_slots;
|
|
uint16_t tdm_slot_width;
|
|
uint16_t reserved2; /* alignment */
|
|
} __packed;
|
|
|
|
/* SAI Configuration Request - SOF_IPC_DAI_SAI_CONFIG */
|
|
struct sof_ipc_dai_sai_params {
|
|
struct sof_ipc_hdr hdr;
|
|
|
|
/* MCLK */
|
|
uint16_t reserved1;
|
|
uint16_t mclk_id;
|
|
uint32_t mclk_direction;
|
|
|
|
uint32_t mclk_rate; /* MCLK frequency in Hz */
|
|
uint32_t fsync_rate; /* FSYNC frequency in Hz */
|
|
uint32_t bclk_rate; /* BCLK frequency in Hz */
|
|
|
|
/* TDM */
|
|
uint32_t tdm_slots;
|
|
uint32_t rx_slots;
|
|
uint32_t tx_slots;
|
|
uint16_t tdm_slot_width;
|
|
uint16_t reserved2; /* alignment */
|
|
} __packed;
|
|
#endif
|