06c0dd96bf
Add support for the new MDP5 display controller block. The mapping
between parts of the display controller and KMS is:
plane -> PIPE{RGBn,VIGn} \
crtc -> LM (layer mixer) |-> MDP "device"
encoder -> INTF /
connector -> HDMI/DSI/eDP/etc --> other device(s)
Unlike MDP4, it appears we can get by with a single encoder, rather
than needing a different implementation for DTV, DSI, etc. (Ie. the
register interface is same, just different bases.)
Also unlike MDP4, all the IRQs for other blocks (HDMI, DSI, etc) are
routed through MDP.
And finally, MDP5 has this "Shared Memory Pool" (called "SMP"), from
which blocks need to be allocated to the active pipes based on fetch
stride.
Signed-off-by: Rob Clark <robdclark@gmail.com>
41 lines
835 B
Makefile
41 lines
835 B
Makefile
ccflags-y := -Iinclude/drm -Idrivers/gpu/drm/msm
|
|
ifeq (, $(findstring -W,$(EXTRA_CFLAGS)))
|
|
ccflags-y += -Werror
|
|
endif
|
|
|
|
msm-y := \
|
|
adreno/adreno_gpu.o \
|
|
adreno/a3xx_gpu.o \
|
|
hdmi/hdmi.o \
|
|
hdmi/hdmi_bridge.o \
|
|
hdmi/hdmi_connector.o \
|
|
hdmi/hdmi_i2c.o \
|
|
hdmi/hdmi_phy_8960.o \
|
|
hdmi/hdmi_phy_8x60.o \
|
|
hdmi/hdmi_phy_8x74.o \
|
|
mdp/mdp_format.o \
|
|
mdp/mdp_kms.o \
|
|
mdp/mdp4/mdp4_crtc.o \
|
|
mdp/mdp4/mdp4_dtv_encoder.o \
|
|
mdp/mdp4/mdp4_irq.o \
|
|
mdp/mdp4/mdp4_kms.o \
|
|
mdp/mdp4/mdp4_plane.o \
|
|
mdp/mdp5/mdp5_crtc.o \
|
|
mdp/mdp5/mdp5_encoder.o \
|
|
mdp/mdp5/mdp5_irq.o \
|
|
mdp/mdp5/mdp5_kms.o \
|
|
mdp/mdp5/mdp5_plane.o \
|
|
mdp/mdp5/mdp5_smp.o \
|
|
msm_drv.o \
|
|
msm_fb.o \
|
|
msm_gem.o \
|
|
msm_gem_prime.o \
|
|
msm_gem_submit.o \
|
|
msm_gpu.o \
|
|
msm_iommu.o \
|
|
msm_ringbuffer.o
|
|
|
|
msm-$(CONFIG_DRM_MSM_FBDEV) += msm_fbdev.o
|
|
|
|
obj-$(CONFIG_DRM_MSM) += msm.o
|