![Thierry Reding](/assets/img/avatar_default.png)
This commit adds support for both DSI outputs found on Tegra. Only very minimal functionality is implemented, so advanced features like ganged mode won't work. Due to the lack of other test hardware, some sections of the driver are hardcoded to work with Dalmore. Signed-off-by: Thierry Reding <treding@nvidia.com>
66 lines
2.2 KiB
C
66 lines
2.2 KiB
C
/*
|
|
* Copyright (C) 2013 NVIDIA Corporation
|
|
*
|
|
* Permission to use, copy, modify, distribute, and sell this software and its
|
|
* documentation for any purpose is hereby granted without fee, provided that
|
|
* the above copyright notice appear in all copies and that both that copyright
|
|
* notice and this permission notice appear in supporting documentation, and
|
|
* that the name of the copyright holders not be used in advertising or
|
|
* publicity pertaining to distribution of the software without specific,
|
|
* written prior permission. The copyright holders make no representations
|
|
* about the suitability of this software for any purpose. It is provided "as
|
|
* is" without express or implied warranty.
|
|
*
|
|
* THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
|
|
* INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO
|
|
* EVENT SHALL THE COPYRIGHT HOLDERS BE LIABLE FOR ANY SPECIAL, INDIRECT OR
|
|
* CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE,
|
|
* DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
|
|
* TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE
|
|
* OF THIS SOFTWARE.
|
|
*/
|
|
|
|
#ifndef DRM_TEGRA_MIPI_PHY_H
|
|
#define DRM_TEGRA_MIPI_PHY_H
|
|
|
|
/*
|
|
* D-PHY timing parameters
|
|
*
|
|
* A detailed description of these parameters can be found in the MIPI
|
|
* Alliance Specification for D-PHY, Section 5.9 "Global Operation Timing
|
|
* Parameters".
|
|
*
|
|
* All parameters are specified in nanoseconds.
|
|
*/
|
|
struct mipi_dphy_timing {
|
|
unsigned int clkmiss;
|
|
unsigned int clkpost;
|
|
unsigned int clkpre;
|
|
unsigned int clkprepare;
|
|
unsigned int clksettle;
|
|
unsigned int clktermen;
|
|
unsigned int clktrail;
|
|
unsigned int clkzero;
|
|
unsigned int dtermen;
|
|
unsigned int eot;
|
|
unsigned int hsexit;
|
|
unsigned int hsprepare;
|
|
unsigned int hszero;
|
|
unsigned int hssettle;
|
|
unsigned int hsskip;
|
|
unsigned int hstrail;
|
|
unsigned int init;
|
|
unsigned int lpx;
|
|
unsigned int taget;
|
|
unsigned int tago;
|
|
unsigned int tasure;
|
|
unsigned int wakeup;
|
|
};
|
|
|
|
int mipi_dphy_timing_get_default(struct mipi_dphy_timing *timing,
|
|
unsigned long period);
|
|
int mipi_dphy_timing_validate(struct mipi_dphy_timing *timing,
|
|
unsigned long period);
|
|
|
|
#endif
|