f7cd2d835e
SPC(Serial Power Controller) on TC2 also controls the CPU performance operating points which is essential to provide CPU DVFS. The M3 microcontroller provides two sets of eight performance values, one set for each cluster (CA15 or CA7). Each of this value contains the frequency(kHz) and voltage(mV) at that performance level. It expects these performance level to be passed through the SPC PERF_LVL registers. This patch adds support to populate these performance levels from M3, build the mapping to CPU OPPs at the boot and then use it to get and set the CPU performance level runtime. Signed-off-by: Sudeep KarkadaNagesha <sudeep.karkadanagesha@arm.com> Acked-by: Nicolas Pitre <nico@linaro.org> Acked-by: Pawel Moll <Pawel.Moll@arm.com> Acked-by: Viresh Kumar <viresh.kumar@linaro.org> Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
16 lines
515 B
Makefile
16 lines
515 B
Makefile
#
|
|
# Makefile for the linux kernel.
|
|
#
|
|
ccflags-$(CONFIG_ARCH_MULTIPLATFORM) := -I$(srctree)/$(src)/include \
|
|
-I$(srctree)/arch/arm/plat-versatile/include
|
|
|
|
obj-y := v2m.o
|
|
obj-$(CONFIG_ARCH_VEXPRESS_CA9X4) += ct-ca9x4.o
|
|
obj-$(CONFIG_ARCH_VEXPRESS_DCSCB) += dcscb.o dcscb_setup.o
|
|
CFLAGS_dcscb.o += -march=armv7-a
|
|
obj-$(CONFIG_ARCH_VEXPRESS_SPC) += spc.o
|
|
obj-$(CONFIG_ARCH_VEXPRESS_TC2_PM) += tc2_pm.o
|
|
CFLAGS_tc2_pm.o += -march=armv7-a
|
|
obj-$(CONFIG_SMP) += platsmp.o
|
|
obj-$(CONFIG_HOTPLUG_CPU) += hotplug.o
|