493a358e0a
This patch cleans up solution engine 7722 specific interrupt code. The main purpose is to replace the mux function with use of set_irq_chained_handler() and replace hard coded register poking code with set_irq_type(). The board specific interrupts are also moved to start from SE7722_FPGA_IRQ_BASE. Signed-off-by: Magnus Damm <damm@igel.co.jp> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
77 lines
1.9 KiB
C
77 lines
1.9 KiB
C
/*
|
|
* linux/arch/sh/boards/se/7722/irq.c
|
|
*
|
|
* Copyright (C) 2007 Nobuhiro Iwamatsu
|
|
*
|
|
* Hitachi UL SolutionEngine 7722 Support.
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/interrupt.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/io.h>
|
|
#include <asm/se7722.h>
|
|
|
|
static void disable_se7722_irq(unsigned int irq)
|
|
{
|
|
unsigned int bit = irq - SE7722_FPGA_IRQ_BASE;
|
|
ctrl_outw(ctrl_inw(IRQ01_MASK) | 1 << bit, IRQ01_MASK);
|
|
}
|
|
|
|
static void enable_se7722_irq(unsigned int irq)
|
|
{
|
|
unsigned int bit = irq - SE7722_FPGA_IRQ_BASE;
|
|
ctrl_outw(ctrl_inw(IRQ01_MASK) & ~(1 << bit), IRQ01_MASK);
|
|
}
|
|
|
|
static struct irq_chip se7722_irq_chip __read_mostly = {
|
|
.name = "SE7722-FPGA",
|
|
.mask = disable_se7722_irq,
|
|
.unmask = enable_se7722_irq,
|
|
.mask_ack = disable_se7722_irq,
|
|
};
|
|
|
|
static void se7722_irq_demux(unsigned int irq, struct irq_desc *desc)
|
|
{
|
|
unsigned short intv = ctrl_inw(IRQ01_STS);
|
|
struct irq_desc *ext_desc;
|
|
unsigned int ext_irq = SE7722_FPGA_IRQ_BASE;
|
|
|
|
intv &= (1 << SE7722_FPGA_IRQ_NR) - 1;
|
|
|
|
while (intv) {
|
|
if (intv & 1) {
|
|
ext_desc = irq_desc + ext_irq;
|
|
handle_level_irq(ext_irq, ext_desc);
|
|
}
|
|
intv >>= 1;
|
|
ext_irq++;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Initialize IRQ setting
|
|
*/
|
|
void __init init_se7722_IRQ(void)
|
|
{
|
|
int i;
|
|
|
|
ctrl_outw(0, IRQ01_MASK); /* disable all irqs */
|
|
ctrl_outw(0x2000, 0xb03fffec); /* mrshpc irq enable */
|
|
|
|
for (i = 0; i < SE7722_FPGA_IRQ_NR; i++)
|
|
set_irq_chip_and_handler_name(SE7722_FPGA_IRQ_BASE + i,
|
|
&se7722_irq_chip,
|
|
handle_level_irq, "level");
|
|
|
|
set_irq_chained_handler(IRQ0_IRQ, se7722_irq_demux);
|
|
set_irq_type(IRQ0_IRQ, IRQ_TYPE_LEVEL_LOW);
|
|
|
|
set_irq_chained_handler(IRQ1_IRQ, se7722_irq_demux);
|
|
set_irq_type(IRQ1_IRQ, IRQ_TYPE_LEVEL_LOW);
|
|
}
|