bd3d924d71
The SRC in i.MX51 and i.MX53 is similar to the one in i.MX6q minus the IPU2 reset line and multi core CPU reset/enable bits. Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de> Reviewed-by: Stephen Warren <swarren@nvidia.com> Reviewed-by: Marek Vasut <marex@denx.de> Reviewed-by: Pavel Machek <pavel@ucw.cz> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
164 lines
4.4 KiB
C
164 lines
4.4 KiB
C
/*
|
|
* Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*
|
|
* The code contained herein is licensed under the GNU General Public
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
* Version 2 or later at the following locations:
|
|
*
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
*
|
|
* Create static mapping between physical to virtual memory.
|
|
*/
|
|
|
|
#include <linux/mm.h>
|
|
#include <linux/init.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/pinctrl/machine.h>
|
|
|
|
#include <asm/mach/map.h>
|
|
|
|
#include "common.h"
|
|
#include "devices/devices-common.h"
|
|
#include "hardware.h"
|
|
#include "iomux-v3.h"
|
|
|
|
/*
|
|
* Define the MX51 memory map.
|
|
*/
|
|
static struct map_desc mx51_io_desc[] __initdata = {
|
|
imx_map_entry(MX51, TZIC, MT_DEVICE),
|
|
imx_map_entry(MX51, IRAM, MT_DEVICE),
|
|
imx_map_entry(MX51, AIPS1, MT_DEVICE),
|
|
imx_map_entry(MX51, SPBA0, MT_DEVICE),
|
|
imx_map_entry(MX51, AIPS2, MT_DEVICE),
|
|
};
|
|
|
|
/*
|
|
* Define the MX53 memory map.
|
|
*/
|
|
static struct map_desc mx53_io_desc[] __initdata = {
|
|
imx_map_entry(MX53, TZIC, MT_DEVICE),
|
|
imx_map_entry(MX53, AIPS1, MT_DEVICE),
|
|
imx_map_entry(MX53, SPBA0, MT_DEVICE),
|
|
imx_map_entry(MX53, AIPS2, MT_DEVICE),
|
|
};
|
|
|
|
/*
|
|
* This function initializes the memory map. It is called during the
|
|
* system startup to create static physical to virtual memory mappings
|
|
* for the IO modules.
|
|
*/
|
|
void __init mx51_map_io(void)
|
|
{
|
|
iotable_init(mx51_io_desc, ARRAY_SIZE(mx51_io_desc));
|
|
}
|
|
|
|
void __init mx53_map_io(void)
|
|
{
|
|
iotable_init(mx53_io_desc, ARRAY_SIZE(mx53_io_desc));
|
|
}
|
|
|
|
/*
|
|
* The MIPI HSC unit has been removed from the i.MX51 Reference Manual by
|
|
* the Freescale marketing division. However this did not remove the
|
|
* hardware from the chip which still needs to be configured for proper
|
|
* IPU support.
|
|
*/
|
|
static void __init imx51_ipu_mipi_setup(void)
|
|
{
|
|
void __iomem *hsc_addr;
|
|
hsc_addr = MX51_IO_ADDRESS(MX51_MIPI_HSC_BASE_ADDR);
|
|
|
|
/* setup MIPI module to legacy mode */
|
|
__raw_writel(0xf00, hsc_addr);
|
|
|
|
/* CSI mode: reserved; DI control mode: legacy (from Freescale BSP) */
|
|
__raw_writel(__raw_readl(hsc_addr + 0x800) | 0x30ff,
|
|
hsc_addr + 0x800);
|
|
}
|
|
|
|
void __init imx51_init_early(void)
|
|
{
|
|
imx51_ipu_mipi_setup();
|
|
mxc_set_cpu_type(MXC_CPU_MX51);
|
|
mxc_iomux_v3_init(MX51_IO_ADDRESS(MX51_IOMUXC_BASE_ADDR));
|
|
mxc_arch_reset_init(MX51_IO_ADDRESS(MX51_WDOG1_BASE_ADDR));
|
|
imx_src_init();
|
|
}
|
|
|
|
void __init imx53_init_early(void)
|
|
{
|
|
mxc_set_cpu_type(MXC_CPU_MX53);
|
|
mxc_iomux_v3_init(MX53_IO_ADDRESS(MX53_IOMUXC_BASE_ADDR));
|
|
mxc_arch_reset_init(MX53_IO_ADDRESS(MX53_WDOG1_BASE_ADDR));
|
|
imx_src_init();
|
|
}
|
|
|
|
void __init mx51_init_irq(void)
|
|
{
|
|
tzic_init_irq(MX51_IO_ADDRESS(MX51_TZIC_BASE_ADDR));
|
|
}
|
|
|
|
void __init mx53_init_irq(void)
|
|
{
|
|
tzic_init_irq(MX53_IO_ADDRESS(MX53_TZIC_BASE_ADDR));
|
|
}
|
|
|
|
static struct sdma_script_start_addrs imx51_sdma_script __initdata = {
|
|
.ap_2_ap_addr = 642,
|
|
.uart_2_mcu_addr = 817,
|
|
.mcu_2_app_addr = 747,
|
|
.mcu_2_shp_addr = 961,
|
|
.ata_2_mcu_addr = 1473,
|
|
.mcu_2_ata_addr = 1392,
|
|
.app_2_per_addr = 1033,
|
|
.app_2_mcu_addr = 683,
|
|
.shp_2_per_addr = 1251,
|
|
.shp_2_mcu_addr = 892,
|
|
};
|
|
|
|
static struct sdma_platform_data imx51_sdma_pdata __initdata = {
|
|
.fw_name = "sdma-imx51.bin",
|
|
.script_addrs = &imx51_sdma_script,
|
|
};
|
|
|
|
static const struct resource imx51_audmux_res[] __initconst = {
|
|
DEFINE_RES_MEM(MX51_AUDMUX_BASE_ADDR, SZ_16K),
|
|
};
|
|
|
|
void __init imx51_soc_init(void)
|
|
{
|
|
mxc_device_init();
|
|
|
|
/* i.mx51 has the i.mx35 type gpio */
|
|
mxc_register_gpio("imx35-gpio", 0, MX51_GPIO1_BASE_ADDR, SZ_16K, MX51_INT_GPIO1_LOW, MX51_INT_GPIO1_HIGH);
|
|
mxc_register_gpio("imx35-gpio", 1, MX51_GPIO2_BASE_ADDR, SZ_16K, MX51_INT_GPIO2_LOW, MX51_INT_GPIO2_HIGH);
|
|
mxc_register_gpio("imx35-gpio", 2, MX51_GPIO3_BASE_ADDR, SZ_16K, MX51_INT_GPIO3_LOW, MX51_INT_GPIO3_HIGH);
|
|
mxc_register_gpio("imx35-gpio", 3, MX51_GPIO4_BASE_ADDR, SZ_16K, MX51_INT_GPIO4_LOW, MX51_INT_GPIO4_HIGH);
|
|
|
|
pinctrl_provide_dummies();
|
|
|
|
/* i.mx51 has the i.mx35 type sdma */
|
|
imx_add_imx_sdma("imx35-sdma", MX51_SDMA_BASE_ADDR, MX51_INT_SDMA, &imx51_sdma_pdata);
|
|
|
|
/* Setup AIPS registers */
|
|
imx_set_aips(MX51_IO_ADDRESS(MX51_AIPS1_BASE_ADDR));
|
|
imx_set_aips(MX51_IO_ADDRESS(MX51_AIPS2_BASE_ADDR));
|
|
|
|
/* i.mx51 has the i.mx31 type audmux */
|
|
platform_device_register_simple("imx31-audmux", 0, imx51_audmux_res,
|
|
ARRAY_SIZE(imx51_audmux_res));
|
|
}
|
|
|
|
void __init imx51_init_late(void)
|
|
{
|
|
mx51_neon_fixup();
|
|
imx51_pm_init();
|
|
}
|
|
|
|
void __init imx53_init_late(void)
|
|
{
|
|
imx53_pm_init();
|
|
}
|