![Nicolin Chen](/assets/img/avatar_default.png)
Setting GPIO_0 pad as clko1 clock output to provide MCLK for WM8962. Signed-off-by: Nicolin Chen <b42378@freescale.com> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
41 lines
1,000 B
Plaintext
41 lines
1,000 B
Plaintext
/*
|
|
* Copyright 2012 Freescale Semiconductor, Inc.
|
|
* Copyright 2011 Linaro Ltd.
|
|
*
|
|
* The code contained herein is licensed under the GNU General Public
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
* Version 2 or later at the following locations:
|
|
*
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "imx6q.dtsi"
|
|
#include "imx6qdl-sabresd.dtsi"
|
|
|
|
/ {
|
|
model = "Freescale i.MX6 Quad SABRE Smart Device Board";
|
|
compatible = "fsl,imx6q-sabresd", "fsl,imx6q";
|
|
};
|
|
|
|
&iomuxc {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_hog>;
|
|
|
|
hog {
|
|
pinctrl_hog: hoggrp {
|
|
fsl,pins = <
|
|
MX6Q_PAD_GPIO_4__GPIO1_IO04 0x80000000
|
|
MX6Q_PAD_GPIO_5__GPIO1_IO05 0x80000000
|
|
MX6Q_PAD_NANDF_D0__GPIO2_IO00 0x80000000
|
|
MX6Q_PAD_NANDF_D1__GPIO2_IO01 0x80000000
|
|
MX6Q_PAD_NANDF_D2__GPIO2_IO02 0x80000000
|
|
MX6Q_PAD_NANDF_D3__GPIO2_IO03 0x80000000
|
|
MX6Q_PAD_GPIO_0__CCM_CLKO1 0x130b0
|
|
>;
|
|
};
|
|
};
|
|
};
|