90d7116061
The Raspberry Pi Foundation's firmware updates are shipping device trees using the old string, so we'll keep recognizing that as this rev of V3D. Still, we should use a more specific name in the upstream DT to clarify which board is being supported, in case we do other revs of V3D in the future. Signed-off-by: Eric Anholt <eric@anholt.net> Acked-by: Stephen Warren <swarren@wwwdotorg.org>
285 lines
6.6 KiB
C
285 lines
6.6 KiB
C
/*
|
|
* Copyright (c) 2014 The Linux Foundation. All rights reserved.
|
|
* Copyright (C) 2013 Red Hat
|
|
* Author: Rob Clark <robdclark@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published by
|
|
* the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "linux/component.h"
|
|
#include "linux/pm_runtime.h"
|
|
#include "vc4_drv.h"
|
|
#include "vc4_regs.h"
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
#define REGDEF(reg) { reg, #reg }
|
|
static const struct {
|
|
uint32_t reg;
|
|
const char *name;
|
|
} vc4_reg_defs[] = {
|
|
REGDEF(V3D_IDENT0),
|
|
REGDEF(V3D_IDENT1),
|
|
REGDEF(V3D_IDENT2),
|
|
REGDEF(V3D_SCRATCH),
|
|
REGDEF(V3D_L2CACTL),
|
|
REGDEF(V3D_SLCACTL),
|
|
REGDEF(V3D_INTCTL),
|
|
REGDEF(V3D_INTENA),
|
|
REGDEF(V3D_INTDIS),
|
|
REGDEF(V3D_CT0CS),
|
|
REGDEF(V3D_CT1CS),
|
|
REGDEF(V3D_CT0EA),
|
|
REGDEF(V3D_CT1EA),
|
|
REGDEF(V3D_CT0CA),
|
|
REGDEF(V3D_CT1CA),
|
|
REGDEF(V3D_CT00RA0),
|
|
REGDEF(V3D_CT01RA0),
|
|
REGDEF(V3D_CT0LC),
|
|
REGDEF(V3D_CT1LC),
|
|
REGDEF(V3D_CT0PC),
|
|
REGDEF(V3D_CT1PC),
|
|
REGDEF(V3D_PCS),
|
|
REGDEF(V3D_BFC),
|
|
REGDEF(V3D_RFC),
|
|
REGDEF(V3D_BPCA),
|
|
REGDEF(V3D_BPCS),
|
|
REGDEF(V3D_BPOA),
|
|
REGDEF(V3D_BPOS),
|
|
REGDEF(V3D_BXCF),
|
|
REGDEF(V3D_SQRSV0),
|
|
REGDEF(V3D_SQRSV1),
|
|
REGDEF(V3D_SQCNTL),
|
|
REGDEF(V3D_SRQPC),
|
|
REGDEF(V3D_SRQUA),
|
|
REGDEF(V3D_SRQUL),
|
|
REGDEF(V3D_SRQCS),
|
|
REGDEF(V3D_VPACNTL),
|
|
REGDEF(V3D_VPMBASE),
|
|
REGDEF(V3D_PCTRC),
|
|
REGDEF(V3D_PCTRE),
|
|
REGDEF(V3D_PCTR0),
|
|
REGDEF(V3D_PCTRS0),
|
|
REGDEF(V3D_PCTR1),
|
|
REGDEF(V3D_PCTRS1),
|
|
REGDEF(V3D_PCTR2),
|
|
REGDEF(V3D_PCTRS2),
|
|
REGDEF(V3D_PCTR3),
|
|
REGDEF(V3D_PCTRS3),
|
|
REGDEF(V3D_PCTR4),
|
|
REGDEF(V3D_PCTRS4),
|
|
REGDEF(V3D_PCTR5),
|
|
REGDEF(V3D_PCTRS5),
|
|
REGDEF(V3D_PCTR6),
|
|
REGDEF(V3D_PCTRS6),
|
|
REGDEF(V3D_PCTR7),
|
|
REGDEF(V3D_PCTRS7),
|
|
REGDEF(V3D_PCTR8),
|
|
REGDEF(V3D_PCTRS8),
|
|
REGDEF(V3D_PCTR9),
|
|
REGDEF(V3D_PCTRS9),
|
|
REGDEF(V3D_PCTR10),
|
|
REGDEF(V3D_PCTRS10),
|
|
REGDEF(V3D_PCTR11),
|
|
REGDEF(V3D_PCTRS11),
|
|
REGDEF(V3D_PCTR12),
|
|
REGDEF(V3D_PCTRS12),
|
|
REGDEF(V3D_PCTR13),
|
|
REGDEF(V3D_PCTRS13),
|
|
REGDEF(V3D_PCTR14),
|
|
REGDEF(V3D_PCTRS14),
|
|
REGDEF(V3D_PCTR15),
|
|
REGDEF(V3D_PCTRS15),
|
|
REGDEF(V3D_DBGE),
|
|
REGDEF(V3D_FDBGO),
|
|
REGDEF(V3D_FDBGB),
|
|
REGDEF(V3D_FDBGR),
|
|
REGDEF(V3D_FDBGS),
|
|
REGDEF(V3D_ERRSTAT),
|
|
};
|
|
|
|
int vc4_v3d_debugfs_regs(struct seq_file *m, void *unused)
|
|
{
|
|
struct drm_info_node *node = (struct drm_info_node *)m->private;
|
|
struct drm_device *dev = node->minor->dev;
|
|
struct vc4_dev *vc4 = to_vc4_dev(dev);
|
|
int i;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(vc4_reg_defs); i++) {
|
|
seq_printf(m, "%s (0x%04x): 0x%08x\n",
|
|
vc4_reg_defs[i].name, vc4_reg_defs[i].reg,
|
|
V3D_READ(vc4_reg_defs[i].reg));
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
int vc4_v3d_debugfs_ident(struct seq_file *m, void *unused)
|
|
{
|
|
struct drm_info_node *node = (struct drm_info_node *)m->private;
|
|
struct drm_device *dev = node->minor->dev;
|
|
struct vc4_dev *vc4 = to_vc4_dev(dev);
|
|
uint32_t ident1 = V3D_READ(V3D_IDENT1);
|
|
uint32_t nslc = VC4_GET_FIELD(ident1, V3D_IDENT1_NSLC);
|
|
uint32_t tups = VC4_GET_FIELD(ident1, V3D_IDENT1_TUPS);
|
|
uint32_t qups = VC4_GET_FIELD(ident1, V3D_IDENT1_QUPS);
|
|
|
|
seq_printf(m, "Revision: %d\n",
|
|
VC4_GET_FIELD(ident1, V3D_IDENT1_REV));
|
|
seq_printf(m, "Slices: %d\n", nslc);
|
|
seq_printf(m, "TMUs: %d\n", nslc * tups);
|
|
seq_printf(m, "QPUs: %d\n", nslc * qups);
|
|
seq_printf(m, "Semaphores: %d\n",
|
|
VC4_GET_FIELD(ident1, V3D_IDENT1_NSEM));
|
|
|
|
return 0;
|
|
}
|
|
#endif /* CONFIG_DEBUG_FS */
|
|
|
|
static void vc4_v3d_init_hw(struct drm_device *dev)
|
|
{
|
|
struct vc4_dev *vc4 = to_vc4_dev(dev);
|
|
|
|
/* Take all the memory that would have been reserved for user
|
|
* QPU programs, since we don't have an interface for running
|
|
* them, anyway.
|
|
*/
|
|
V3D_WRITE(V3D_VPMBASE, 0);
|
|
}
|
|
|
|
#ifdef CONFIG_PM
|
|
static int vc4_v3d_runtime_suspend(struct device *dev)
|
|
{
|
|
struct vc4_v3d *v3d = dev_get_drvdata(dev);
|
|
struct vc4_dev *vc4 = v3d->vc4;
|
|
|
|
vc4_irq_uninstall(vc4->dev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int vc4_v3d_runtime_resume(struct device *dev)
|
|
{
|
|
struct vc4_v3d *v3d = dev_get_drvdata(dev);
|
|
struct vc4_dev *vc4 = v3d->vc4;
|
|
|
|
vc4_v3d_init_hw(vc4->dev);
|
|
vc4_irq_postinstall(vc4->dev);
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
static int vc4_v3d_bind(struct device *dev, struct device *master, void *data)
|
|
{
|
|
struct platform_device *pdev = to_platform_device(dev);
|
|
struct drm_device *drm = dev_get_drvdata(master);
|
|
struct vc4_dev *vc4 = to_vc4_dev(drm);
|
|
struct vc4_v3d *v3d = NULL;
|
|
int ret;
|
|
|
|
v3d = devm_kzalloc(&pdev->dev, sizeof(*v3d), GFP_KERNEL);
|
|
if (!v3d)
|
|
return -ENOMEM;
|
|
|
|
dev_set_drvdata(dev, v3d);
|
|
|
|
v3d->pdev = pdev;
|
|
|
|
v3d->regs = vc4_ioremap_regs(pdev, 0);
|
|
if (IS_ERR(v3d->regs))
|
|
return PTR_ERR(v3d->regs);
|
|
|
|
vc4->v3d = v3d;
|
|
v3d->vc4 = vc4;
|
|
|
|
if (V3D_READ(V3D_IDENT0) != V3D_EXPECTED_IDENT0) {
|
|
DRM_ERROR("V3D_IDENT0 read 0x%08x instead of 0x%08x\n",
|
|
V3D_READ(V3D_IDENT0), V3D_EXPECTED_IDENT0);
|
|
return -EINVAL;
|
|
}
|
|
|
|
/* Reset the binner overflow address/size at setup, to be sure
|
|
* we don't reuse an old one.
|
|
*/
|
|
V3D_WRITE(V3D_BPOA, 0);
|
|
V3D_WRITE(V3D_BPOS, 0);
|
|
|
|
vc4_v3d_init_hw(drm);
|
|
|
|
ret = drm_irq_install(drm, platform_get_irq(pdev, 0));
|
|
if (ret) {
|
|
DRM_ERROR("Failed to install IRQ handler\n");
|
|
return ret;
|
|
}
|
|
|
|
pm_runtime_enable(dev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void vc4_v3d_unbind(struct device *dev, struct device *master,
|
|
void *data)
|
|
{
|
|
struct drm_device *drm = dev_get_drvdata(master);
|
|
struct vc4_dev *vc4 = to_vc4_dev(drm);
|
|
|
|
pm_runtime_disable(dev);
|
|
|
|
drm_irq_uninstall(drm);
|
|
|
|
/* Disable the binner's overflow memory address, so the next
|
|
* driver probe (if any) doesn't try to reuse our old
|
|
* allocation.
|
|
*/
|
|
V3D_WRITE(V3D_BPOA, 0);
|
|
V3D_WRITE(V3D_BPOS, 0);
|
|
|
|
vc4->v3d = NULL;
|
|
}
|
|
|
|
static const struct dev_pm_ops vc4_v3d_pm_ops = {
|
|
SET_RUNTIME_PM_OPS(vc4_v3d_runtime_suspend, vc4_v3d_runtime_resume, NULL)
|
|
};
|
|
|
|
static const struct component_ops vc4_v3d_ops = {
|
|
.bind = vc4_v3d_bind,
|
|
.unbind = vc4_v3d_unbind,
|
|
};
|
|
|
|
static int vc4_v3d_dev_probe(struct platform_device *pdev)
|
|
{
|
|
return component_add(&pdev->dev, &vc4_v3d_ops);
|
|
}
|
|
|
|
static int vc4_v3d_dev_remove(struct platform_device *pdev)
|
|
{
|
|
component_del(&pdev->dev, &vc4_v3d_ops);
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id vc4_v3d_dt_match[] = {
|
|
{ .compatible = "brcm,bcm2835-v3d" },
|
|
{ .compatible = "brcm,vc4-v3d" },
|
|
{}
|
|
};
|
|
|
|
struct platform_driver vc4_v3d_driver = {
|
|
.probe = vc4_v3d_dev_probe,
|
|
.remove = vc4_v3d_dev_remove,
|
|
.driver = {
|
|
.name = "vc4_v3d",
|
|
.of_match_table = vc4_v3d_dt_match,
|
|
.pm = &vc4_v3d_pm_ops,
|
|
},
|
|
};
|