ad871c10b5
Add usb otg data node in omap4/omap3 device tree file. Also update the node with board specific setting in omapx-<board>.dts file. The dt data specifies among others the interface type (ULPI or UTMI), mode which is mostly OTG, power that specifies the amount of power this can supply when in host mode. The information about usb otg node is available @ Documentation/devicetree/bindings/usb/omap-usb.txt Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com> Acked-by: Felipe Balbi <balbi@ti.com> Signed-off-by: Benoit Cousson <benoit.cousson@linaro.org>
590 lines
13 KiB
Plaintext
590 lines
13 KiB
Plaintext
/*
|
|
* Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
/*
|
|
* Carveout for multimedia usecases
|
|
* It should be the last 48MB of the first 512MB memory part
|
|
* In theory, it should not even exist. That zone should be reserved
|
|
* dynamically during the .reserve callback.
|
|
*/
|
|
/memreserve/ 0x9d000000 0x03000000;
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
/ {
|
|
compatible = "ti,omap4430", "ti,omap4";
|
|
interrupt-parent = <&gic>;
|
|
|
|
aliases {
|
|
serial0 = &uart1;
|
|
serial1 = &uart2;
|
|
serial2 = &uart3;
|
|
serial3 = &uart4;
|
|
};
|
|
|
|
cpus {
|
|
cpu@0 {
|
|
compatible = "arm,cortex-a9";
|
|
next-level-cache = <&L2>;
|
|
};
|
|
cpu@1 {
|
|
compatible = "arm,cortex-a9";
|
|
next-level-cache = <&L2>;
|
|
};
|
|
};
|
|
|
|
gic: interrupt-controller@48241000 {
|
|
compatible = "arm,cortex-a9-gic";
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
reg = <0x48241000 0x1000>,
|
|
<0x48240100 0x0100>;
|
|
};
|
|
|
|
L2: l2-cache-controller@48242000 {
|
|
compatible = "arm,pl310-cache";
|
|
reg = <0x48242000 0x1000>;
|
|
cache-unified;
|
|
cache-level = <2>;
|
|
};
|
|
|
|
local-timer@0x48240600 {
|
|
compatible = "arm,cortex-a9-twd-timer";
|
|
reg = <0x48240600 0x20>;
|
|
interrupts = <1 13 0x304>;
|
|
};
|
|
|
|
/*
|
|
* The soc node represents the soc top level view. It is uses for IPs
|
|
* that are not memory mapped in the MPU view or for the MPU itself.
|
|
*/
|
|
soc {
|
|
compatible = "ti,omap-infra";
|
|
mpu {
|
|
compatible = "ti,omap4-mpu";
|
|
ti,hwmods = "mpu";
|
|
};
|
|
|
|
dsp {
|
|
compatible = "ti,omap3-c64";
|
|
ti,hwmods = "dsp";
|
|
};
|
|
|
|
iva {
|
|
compatible = "ti,ivahd";
|
|
ti,hwmods = "iva";
|
|
};
|
|
};
|
|
|
|
/*
|
|
* XXX: Use a flat representation of the OMAP4 interconnect.
|
|
* The real OMAP interconnect network is quite complex.
|
|
* Since that will not bring real advantage to represent that in DT for
|
|
* the moment, just use a fake OCP bus entry to represent the whole bus
|
|
* hierarchy.
|
|
*/
|
|
ocp {
|
|
compatible = "ti,omap4-l3-noc", "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
ti,hwmods = "l3_main_1", "l3_main_2", "l3_main_3";
|
|
|
|
counter32k: counter@4a304000 {
|
|
compatible = "ti,omap-counter32k";
|
|
reg = <0x4a304000 0x20>;
|
|
ti,hwmods = "counter_32k";
|
|
};
|
|
|
|
omap4_pmx_core: pinmux@4a100040 {
|
|
compatible = "ti,omap4-padconf", "pinctrl-single";
|
|
reg = <0x4a100040 0x0196>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
pinctrl-single,register-width = <16>;
|
|
pinctrl-single,function-mask = <0x7fff>;
|
|
};
|
|
omap4_pmx_wkup: pinmux@4a31e040 {
|
|
compatible = "ti,omap4-padconf", "pinctrl-single";
|
|
reg = <0x4a31e040 0x0038>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
pinctrl-single,register-width = <16>;
|
|
pinctrl-single,function-mask = <0x7fff>;
|
|
};
|
|
|
|
gpio1: gpio@4a310000 {
|
|
compatible = "ti,omap4-gpio";
|
|
reg = <0x4a310000 0x200>;
|
|
interrupts = <0 29 0x4>;
|
|
ti,hwmods = "gpio1";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
|
|
gpio2: gpio@48055000 {
|
|
compatible = "ti,omap4-gpio";
|
|
reg = <0x48055000 0x200>;
|
|
interrupts = <0 30 0x4>;
|
|
ti,hwmods = "gpio2";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
|
|
gpio3: gpio@48057000 {
|
|
compatible = "ti,omap4-gpio";
|
|
reg = <0x48057000 0x200>;
|
|
interrupts = <0 31 0x4>;
|
|
ti,hwmods = "gpio3";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
|
|
gpio4: gpio@48059000 {
|
|
compatible = "ti,omap4-gpio";
|
|
reg = <0x48059000 0x200>;
|
|
interrupts = <0 32 0x4>;
|
|
ti,hwmods = "gpio4";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
|
|
gpio5: gpio@4805b000 {
|
|
compatible = "ti,omap4-gpio";
|
|
reg = <0x4805b000 0x200>;
|
|
interrupts = <0 33 0x4>;
|
|
ti,hwmods = "gpio5";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
|
|
gpio6: gpio@4805d000 {
|
|
compatible = "ti,omap4-gpio";
|
|
reg = <0x4805d000 0x200>;
|
|
interrupts = <0 34 0x4>;
|
|
ti,hwmods = "gpio6";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
|
|
uart1: serial@4806a000 {
|
|
compatible = "ti,omap4-uart";
|
|
reg = <0x4806a000 0x100>;
|
|
interrupts = <0 72 0x4>;
|
|
ti,hwmods = "uart1";
|
|
clock-frequency = <48000000>;
|
|
};
|
|
|
|
uart2: serial@4806c000 {
|
|
compatible = "ti,omap4-uart";
|
|
reg = <0x4806c000 0x100>;
|
|
interrupts = <0 73 0x4>;
|
|
ti,hwmods = "uart2";
|
|
clock-frequency = <48000000>;
|
|
};
|
|
|
|
uart3: serial@48020000 {
|
|
compatible = "ti,omap4-uart";
|
|
reg = <0x48020000 0x100>;
|
|
interrupts = <0 74 0x4>;
|
|
ti,hwmods = "uart3";
|
|
clock-frequency = <48000000>;
|
|
};
|
|
|
|
uart4: serial@4806e000 {
|
|
compatible = "ti,omap4-uart";
|
|
reg = <0x4806e000 0x100>;
|
|
interrupts = <0 70 0x4>;
|
|
ti,hwmods = "uart4";
|
|
clock-frequency = <48000000>;
|
|
};
|
|
|
|
i2c1: i2c@48070000 {
|
|
compatible = "ti,omap4-i2c";
|
|
reg = <0x48070000 0x100>;
|
|
interrupts = <0 56 0x4>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
ti,hwmods = "i2c1";
|
|
};
|
|
|
|
i2c2: i2c@48072000 {
|
|
compatible = "ti,omap4-i2c";
|
|
reg = <0x48072000 0x100>;
|
|
interrupts = <0 57 0x4>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
ti,hwmods = "i2c2";
|
|
};
|
|
|
|
i2c3: i2c@48060000 {
|
|
compatible = "ti,omap4-i2c";
|
|
reg = <0x48060000 0x100>;
|
|
interrupts = <0 61 0x4>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
ti,hwmods = "i2c3";
|
|
};
|
|
|
|
i2c4: i2c@48350000 {
|
|
compatible = "ti,omap4-i2c";
|
|
reg = <0x48350000 0x100>;
|
|
interrupts = <0 62 0x4>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
ti,hwmods = "i2c4";
|
|
};
|
|
|
|
mcspi1: spi@48098000 {
|
|
compatible = "ti,omap4-mcspi";
|
|
reg = <0x48098000 0x200>;
|
|
interrupts = <0 65 0x4>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
ti,hwmods = "mcspi1";
|
|
ti,spi-num-cs = <4>;
|
|
};
|
|
|
|
mcspi2: spi@4809a000 {
|
|
compatible = "ti,omap4-mcspi";
|
|
reg = <0x4809a000 0x200>;
|
|
interrupts = <0 66 0x4>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
ti,hwmods = "mcspi2";
|
|
ti,spi-num-cs = <2>;
|
|
};
|
|
|
|
mcspi3: spi@480b8000 {
|
|
compatible = "ti,omap4-mcspi";
|
|
reg = <0x480b8000 0x200>;
|
|
interrupts = <0 91 0x4>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
ti,hwmods = "mcspi3";
|
|
ti,spi-num-cs = <2>;
|
|
};
|
|
|
|
mcspi4: spi@480ba000 {
|
|
compatible = "ti,omap4-mcspi";
|
|
reg = <0x480ba000 0x200>;
|
|
interrupts = <0 48 0x4>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
ti,hwmods = "mcspi4";
|
|
ti,spi-num-cs = <1>;
|
|
};
|
|
|
|
mmc1: mmc@4809c000 {
|
|
compatible = "ti,omap4-hsmmc";
|
|
reg = <0x4809c000 0x400>;
|
|
interrupts = <0 83 0x4>;
|
|
ti,hwmods = "mmc1";
|
|
ti,dual-volt;
|
|
ti,needs-special-reset;
|
|
};
|
|
|
|
mmc2: mmc@480b4000 {
|
|
compatible = "ti,omap4-hsmmc";
|
|
reg = <0x480b4000 0x400>;
|
|
interrupts = <0 86 0x4>;
|
|
ti,hwmods = "mmc2";
|
|
ti,needs-special-reset;
|
|
};
|
|
|
|
mmc3: mmc@480ad000 {
|
|
compatible = "ti,omap4-hsmmc";
|
|
reg = <0x480ad000 0x400>;
|
|
interrupts = <0 94 0x4>;
|
|
ti,hwmods = "mmc3";
|
|
ti,needs-special-reset;
|
|
};
|
|
|
|
mmc4: mmc@480d1000 {
|
|
compatible = "ti,omap4-hsmmc";
|
|
reg = <0x480d1000 0x400>;
|
|
interrupts = <0 96 0x4>;
|
|
ti,hwmods = "mmc4";
|
|
ti,needs-special-reset;
|
|
};
|
|
|
|
mmc5: mmc@480d5000 {
|
|
compatible = "ti,omap4-hsmmc";
|
|
reg = <0x480d5000 0x400>;
|
|
interrupts = <0 59 0x4>;
|
|
ti,hwmods = "mmc5";
|
|
ti,needs-special-reset;
|
|
};
|
|
|
|
wdt2: wdt@4a314000 {
|
|
compatible = "ti,omap4-wdt", "ti,omap3-wdt";
|
|
reg = <0x4a314000 0x80>;
|
|
interrupts = <0 80 0x4>;
|
|
ti,hwmods = "wd_timer2";
|
|
};
|
|
|
|
mcpdm: mcpdm@40132000 {
|
|
compatible = "ti,omap4-mcpdm";
|
|
reg = <0x40132000 0x7f>, /* MPU private access */
|
|
<0x49032000 0x7f>; /* L3 Interconnect */
|
|
reg-names = "mpu", "dma";
|
|
interrupts = <0 112 0x4>;
|
|
ti,hwmods = "mcpdm";
|
|
};
|
|
|
|
dmic: dmic@4012e000 {
|
|
compatible = "ti,omap4-dmic";
|
|
reg = <0x4012e000 0x7f>, /* MPU private access */
|
|
<0x4902e000 0x7f>; /* L3 Interconnect */
|
|
reg-names = "mpu", "dma";
|
|
interrupts = <0 114 0x4>;
|
|
ti,hwmods = "dmic";
|
|
};
|
|
|
|
mcbsp1: mcbsp@40122000 {
|
|
compatible = "ti,omap4-mcbsp";
|
|
reg = <0x40122000 0xff>, /* MPU private access */
|
|
<0x49022000 0xff>; /* L3 Interconnect */
|
|
reg-names = "mpu", "dma";
|
|
interrupts = <0 17 0x4>;
|
|
interrupt-names = "common";
|
|
ti,buffer-size = <128>;
|
|
ti,hwmods = "mcbsp1";
|
|
};
|
|
|
|
mcbsp2: mcbsp@40124000 {
|
|
compatible = "ti,omap4-mcbsp";
|
|
reg = <0x40124000 0xff>, /* MPU private access */
|
|
<0x49024000 0xff>; /* L3 Interconnect */
|
|
reg-names = "mpu", "dma";
|
|
interrupts = <0 22 0x4>;
|
|
interrupt-names = "common";
|
|
ti,buffer-size = <128>;
|
|
ti,hwmods = "mcbsp2";
|
|
};
|
|
|
|
mcbsp3: mcbsp@40126000 {
|
|
compatible = "ti,omap4-mcbsp";
|
|
reg = <0x40126000 0xff>, /* MPU private access */
|
|
<0x49026000 0xff>; /* L3 Interconnect */
|
|
reg-names = "mpu", "dma";
|
|
interrupts = <0 23 0x4>;
|
|
interrupt-names = "common";
|
|
ti,buffer-size = <128>;
|
|
ti,hwmods = "mcbsp3";
|
|
};
|
|
|
|
mcbsp4: mcbsp@48096000 {
|
|
compatible = "ti,omap4-mcbsp";
|
|
reg = <0x48096000 0xff>; /* L4 Interconnect */
|
|
reg-names = "mpu";
|
|
interrupts = <0 16 0x4>;
|
|
interrupt-names = "common";
|
|
ti,buffer-size = <128>;
|
|
ti,hwmods = "mcbsp4";
|
|
};
|
|
|
|
keypad: keypad@4a31c000 {
|
|
compatible = "ti,omap4-keypad";
|
|
reg = <0x4a31c000 0x80>;
|
|
interrupts = <0 120 0x4>;
|
|
reg-names = "mpu";
|
|
ti,hwmods = "kbd";
|
|
};
|
|
|
|
emif1: emif@4c000000 {
|
|
compatible = "ti,emif-4d";
|
|
reg = <0x4c000000 0x100>;
|
|
interrupts = <0 110 0x4>;
|
|
ti,hwmods = "emif1";
|
|
phy-type = <1>;
|
|
hw-caps-read-idle-ctrl;
|
|
hw-caps-ll-interface;
|
|
hw-caps-temp-alert;
|
|
};
|
|
|
|
emif2: emif@4d000000 {
|
|
compatible = "ti,emif-4d";
|
|
reg = <0x4d000000 0x100>;
|
|
interrupts = <0 111 0x4>;
|
|
ti,hwmods = "emif2";
|
|
phy-type = <1>;
|
|
hw-caps-read-idle-ctrl;
|
|
hw-caps-ll-interface;
|
|
hw-caps-temp-alert;
|
|
};
|
|
|
|
ocp2scp@4a0ad000 {
|
|
compatible = "ti,omap-ocp2scp";
|
|
reg = <0x4a0ad000 0x1f>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
ti,hwmods = "ocp2scp_usb_phy";
|
|
usb2_phy: usb2phy@4a0ad080 {
|
|
compatible = "ti,omap-usb2";
|
|
reg = <0x4a0ad080 0x58>;
|
|
ctrl-module = <&omap_control_usb>;
|
|
};
|
|
};
|
|
|
|
timer1: timer@4a318000 {
|
|
compatible = "ti,omap2-timer";
|
|
reg = <0x4a318000 0x80>;
|
|
interrupts = <0 37 0x4>;
|
|
ti,hwmods = "timer1";
|
|
ti,timer-alwon;
|
|
};
|
|
|
|
timer2: timer@48032000 {
|
|
compatible = "ti,omap2-timer";
|
|
reg = <0x48032000 0x80>;
|
|
interrupts = <0 38 0x4>;
|
|
ti,hwmods = "timer2";
|
|
};
|
|
|
|
timer3: timer@48034000 {
|
|
compatible = "ti,omap2-timer";
|
|
reg = <0x48034000 0x80>;
|
|
interrupts = <0 39 0x4>;
|
|
ti,hwmods = "timer3";
|
|
};
|
|
|
|
timer4: timer@48036000 {
|
|
compatible = "ti,omap2-timer";
|
|
reg = <0x48036000 0x80>;
|
|
interrupts = <0 40 0x4>;
|
|
ti,hwmods = "timer4";
|
|
};
|
|
|
|
timer5: timer@40138000 {
|
|
compatible = "ti,omap2-timer";
|
|
reg = <0x40138000 0x80>,
|
|
<0x49038000 0x80>;
|
|
interrupts = <0 41 0x4>;
|
|
ti,hwmods = "timer5";
|
|
ti,timer-dsp;
|
|
};
|
|
|
|
timer6: timer@4013a000 {
|
|
compatible = "ti,omap2-timer";
|
|
reg = <0x4013a000 0x80>,
|
|
<0x4903a000 0x80>;
|
|
interrupts = <0 42 0x4>;
|
|
ti,hwmods = "timer6";
|
|
ti,timer-dsp;
|
|
};
|
|
|
|
timer7: timer@4013c000 {
|
|
compatible = "ti,omap2-timer";
|
|
reg = <0x4013c000 0x80>,
|
|
<0x4903c000 0x80>;
|
|
interrupts = <0 43 0x4>;
|
|
ti,hwmods = "timer7";
|
|
ti,timer-dsp;
|
|
};
|
|
|
|
timer8: timer@4013e000 {
|
|
compatible = "ti,omap2-timer";
|
|
reg = <0x4013e000 0x80>,
|
|
<0x4903e000 0x80>;
|
|
interrupts = <0 44 0x4>;
|
|
ti,hwmods = "timer8";
|
|
ti,timer-pwm;
|
|
ti,timer-dsp;
|
|
};
|
|
|
|
timer9: timer@4803e000 {
|
|
compatible = "ti,omap2-timer";
|
|
reg = <0x4803e000 0x80>;
|
|
interrupts = <0 45 0x4>;
|
|
ti,hwmods = "timer9";
|
|
ti,timer-pwm;
|
|
};
|
|
|
|
timer10: timer@48086000 {
|
|
compatible = "ti,omap2-timer";
|
|
reg = <0x48086000 0x80>;
|
|
interrupts = <0 46 0x4>;
|
|
ti,hwmods = "timer10";
|
|
ti,timer-pwm;
|
|
};
|
|
|
|
timer11: timer@48088000 {
|
|
compatible = "ti,omap2-timer";
|
|
reg = <0x48088000 0x80>;
|
|
interrupts = <0 47 0x4>;
|
|
ti,hwmods = "timer11";
|
|
ti,timer-pwm;
|
|
};
|
|
|
|
usbhstll: usbhstll@4a062000 {
|
|
compatible = "ti,usbhs-tll";
|
|
reg = <0x4a062000 0x1000>;
|
|
interrupts = <0 78 0x4>;
|
|
ti,hwmods = "usb_tll_hs";
|
|
};
|
|
|
|
usbhshost: usbhshost@4a064000 {
|
|
compatible = "ti,usbhs-host";
|
|
reg = <0x4a064000 0x800>;
|
|
ti,hwmods = "usb_host_hs";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
usbhsohci: ohci@4a064800 {
|
|
compatible = "ti,ohci-omap3", "usb-ohci";
|
|
reg = <0x4a064800 0x400>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 76 0x4>;
|
|
};
|
|
|
|
usbhsehci: ehci@4a064c00 {
|
|
compatible = "ti,ehci-omap", "usb-ehci";
|
|
reg = <0x4a064c00 0x400>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 77 0x4>;
|
|
};
|
|
};
|
|
|
|
omap_control_usb: omap-control-usb@4a002300 {
|
|
compatible = "ti,omap-control-usb";
|
|
reg = <0x4a002300 0x4>,
|
|
<0x4a00233c 0x4>;
|
|
reg-names = "control_dev_conf", "otghs_control";
|
|
ti,type = <1>;
|
|
};
|
|
|
|
usb_otg_hs: usb_otg_hs@4a0ab000 {
|
|
compatible = "ti,omap4-musb";
|
|
reg = <0x4a0ab000 0x7ff>;
|
|
interrupts = <0 92 0x4>, <0 93 0x4>;
|
|
interrupt-names = "mc", "dma";
|
|
ti,hwmods = "usb_otg_hs";
|
|
usb-phy = <&usb2_phy>;
|
|
multipoint = <1>;
|
|
num-eps = <16>;
|
|
ram-bits = <12>;
|
|
ti,has-mailbox;
|
|
};
|
|
};
|
|
};
|