1b9e6b2745
The flow controller would take care the power sequence when CPU idle in powered-down mode. It powered gate the CPU when CPU runs into WFI instruction. And wake up the CPU when event be triggered. The sequence is below. * setting wfi bitmap for the CPU as the halt event in the FLOW_CTRL_CPU_HALT_REG to monitor the CPU running into WFI,then power gate it * setting IRQ and FIQ as wake up event to wake up CPU when event triggered Signed-off-by: Joseph Lo <josephl@nvidia.com> Signed-off-by: Stephen Warren <swarren@nvidia.com>
58 lines
2 KiB
C
58 lines
2 KiB
C
/*
|
|
* arch/arm/mach-tegra/flowctrl.h
|
|
*
|
|
* functions and macros to control the flowcontroller
|
|
*
|
|
* Copyright (c) 2010-2012, NVIDIA Corporation. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef __MACH_TEGRA_FLOWCTRL_H
|
|
#define __MACH_TEGRA_FLOWCTRL_H
|
|
|
|
#define FLOW_CTRL_HALT_CPU0_EVENTS 0x0
|
|
#define FLOW_CTRL_WAITEVENT (2 << 29)
|
|
#define FLOW_CTRL_WAIT_FOR_INTERRUPT (4 << 29)
|
|
#define FLOW_CTRL_JTAG_RESUME (1 << 28)
|
|
#define FLOW_CTRL_SCLK_RESUME (1 << 27)
|
|
#define FLOW_CTRL_HALT_CPU_IRQ (1 << 10)
|
|
#define FLOW_CTRL_HALT_CPU_FIQ (1 << 8)
|
|
#define FLOW_CTRL_HALT_GIC_IRQ (1 << 9)
|
|
#define FLOW_CTRL_HALT_GIC_FIQ (1 << 8)
|
|
#define FLOW_CTRL_CPU0_CSR 0x8
|
|
#define FLOW_CTRL_CSR_INTR_FLAG (1 << 15)
|
|
#define FLOW_CTRL_CSR_EVENT_FLAG (1 << 14)
|
|
#define FLOW_CTRL_CSR_ENABLE (1 << 0)
|
|
#define FLOW_CTRL_HALT_CPU1_EVENTS 0x14
|
|
#define FLOW_CTRL_CPU1_CSR 0x18
|
|
|
|
#define TEGRA20_FLOW_CTRL_CSR_WFE_CPU0 (1 << 4)
|
|
#define TEGRA20_FLOW_CTRL_CSR_WFE_BITMAP (3 << 4)
|
|
#define TEGRA20_FLOW_CTRL_CSR_WFI_BITMAP 0
|
|
|
|
#define TEGRA30_FLOW_CTRL_CSR_WFI_CPU0 (1 << 8)
|
|
#define TEGRA30_FLOW_CTRL_CSR_WFE_BITMAP (0xF << 4)
|
|
#define TEGRA30_FLOW_CTRL_CSR_WFI_BITMAP (0xF << 8)
|
|
|
|
#ifndef __ASSEMBLY__
|
|
u32 flowctrl_read_cpu_csr(unsigned int cpuid);
|
|
void flowctrl_write_cpu_csr(unsigned int cpuid, u32 value);
|
|
void flowctrl_write_cpu_halt(unsigned int cpuid, u32 value);
|
|
|
|
void flowctrl_cpu_suspend_enter(unsigned int cpuid);
|
|
void flowctrl_cpu_suspend_exit(unsigned int cpuid);
|
|
#endif
|
|
|
|
#endif
|