598acab44d
Microblaze cacheline length is configurable and current cpu uses two cacheline length 4 and 8. We are taking conservative maximum value to be sure that cacheline alignment is satisfied for all cases. Here is the calculation for cacheline lenght 8 32bit=4Byte values which is corresponding with SHIFT 5. Signed-off-by: Michal Simek <monstr@monstr.eu>
25 lines
644 B
C
25 lines
644 B
C
/*
|
|
* Cache operations
|
|
*
|
|
* Copyright (C) 2007-2009 Michal Simek <monstr@monstr.eu>
|
|
* Copyright (C) 2007-2009 PetaLogix
|
|
* Copyright (C) 2003 John Williams <jwilliams@itee.uq.edu.au>
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General
|
|
* Public License. See the file COPYING in the main directory of this
|
|
* archive for more details.
|
|
*/
|
|
|
|
#ifndef _ASM_MICROBLAZE_CACHE_H
|
|
#define _ASM_MICROBLAZE_CACHE_H
|
|
|
|
#include <asm/registers.h>
|
|
|
|
#define L1_CACHE_SHIFT 5
|
|
/* word-granular cache in microblaze */
|
|
#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)
|
|
|
|
#define SMP_CACHE_BYTES L1_CACHE_BYTES
|
|
|
|
#endif /* _ASM_MICROBLAZE_CACHE_H */
|