![Tomeu Vizoso](/assets/img/avatar_default.png)
Remove code for reading the EDID and DPCD fields and use the helpers instead. Besides the obvious code reduction, other helpers are being added to the core that could be used in this driver and will be good to be able to use them instead of duplicating them. Signed-off-by: Tomeu Vizoso <tomeu.vizoso@collabora.com> Tested-by: Javier Martinez Canillas <javier@osg.samsung.com> Tested-by: Sean Paul <seanpaul@chromium.org> Reviewed-by: Sean Paul <seanpaul@chromium.org> Signed-off-by: Sean Paul <seanpaul@chromium.org> Cc: Javier Martinez Canillas <javier@osg.samsung.com> Cc: Mika Kahola <mika.kahola@intel.com> Cc: Yakir Yang <ykk@rock-chips.com> Cc: Daniel Vetter <daniel.vetter@intel.com> Cc: Archit Taneja <architt@codeaurora.org>
256 lines
7.4 KiB
C
256 lines
7.4 KiB
C
/*
|
|
* Header file for Analogix DP (Display Port) core interface driver.
|
|
*
|
|
* Copyright (C) 2012 Samsung Electronics Co., Ltd.
|
|
* Author: Jingoo Han <jg1.han@samsung.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
|
|
#ifndef _ANALOGIX_DP_CORE_H
|
|
#define _ANALOGIX_DP_CORE_H
|
|
|
|
#include <drm/drm_crtc.h>
|
|
#include <drm/drm_dp_helper.h>
|
|
|
|
#define DP_TIMEOUT_LOOP_COUNT 100
|
|
#define MAX_CR_LOOP 5
|
|
#define MAX_EQ_LOOP 5
|
|
|
|
/* DP_MAX_LANE_COUNT */
|
|
#define DPCD_ENHANCED_FRAME_CAP(x) (((x) >> 7) & 0x1)
|
|
#define DPCD_MAX_LANE_COUNT(x) ((x) & 0x1f)
|
|
|
|
/* DP_LANE_COUNT_SET */
|
|
#define DPCD_LANE_COUNT_SET(x) ((x) & 0x1f)
|
|
|
|
/* DP_TRAINING_LANE0_SET */
|
|
#define DPCD_PRE_EMPHASIS_SET(x) (((x) & 0x3) << 3)
|
|
#define DPCD_PRE_EMPHASIS_GET(x) (((x) >> 3) & 0x3)
|
|
#define DPCD_VOLTAGE_SWING_SET(x) (((x) & 0x3) << 0)
|
|
#define DPCD_VOLTAGE_SWING_GET(x) (((x) >> 0) & 0x3)
|
|
|
|
enum link_lane_count_type {
|
|
LANE_COUNT1 = 1,
|
|
LANE_COUNT2 = 2,
|
|
LANE_COUNT4 = 4
|
|
};
|
|
|
|
enum link_training_state {
|
|
START,
|
|
CLOCK_RECOVERY,
|
|
EQUALIZER_TRAINING,
|
|
FINISHED,
|
|
FAILED
|
|
};
|
|
|
|
enum voltage_swing_level {
|
|
VOLTAGE_LEVEL_0,
|
|
VOLTAGE_LEVEL_1,
|
|
VOLTAGE_LEVEL_2,
|
|
VOLTAGE_LEVEL_3,
|
|
};
|
|
|
|
enum pre_emphasis_level {
|
|
PRE_EMPHASIS_LEVEL_0,
|
|
PRE_EMPHASIS_LEVEL_1,
|
|
PRE_EMPHASIS_LEVEL_2,
|
|
PRE_EMPHASIS_LEVEL_3,
|
|
};
|
|
|
|
enum pattern_set {
|
|
PRBS7,
|
|
D10_2,
|
|
TRAINING_PTN1,
|
|
TRAINING_PTN2,
|
|
DP_NONE
|
|
};
|
|
|
|
enum color_space {
|
|
COLOR_RGB,
|
|
COLOR_YCBCR422,
|
|
COLOR_YCBCR444
|
|
};
|
|
|
|
enum color_depth {
|
|
COLOR_6,
|
|
COLOR_8,
|
|
COLOR_10,
|
|
COLOR_12
|
|
};
|
|
|
|
enum color_coefficient {
|
|
COLOR_YCBCR601,
|
|
COLOR_YCBCR709
|
|
};
|
|
|
|
enum dynamic_range {
|
|
VESA,
|
|
CEA
|
|
};
|
|
|
|
enum pll_status {
|
|
PLL_UNLOCKED,
|
|
PLL_LOCKED
|
|
};
|
|
|
|
enum clock_recovery_m_value_type {
|
|
CALCULATED_M,
|
|
REGISTER_M
|
|
};
|
|
|
|
enum video_timing_recognition_type {
|
|
VIDEO_TIMING_FROM_CAPTURE,
|
|
VIDEO_TIMING_FROM_REGISTER
|
|
};
|
|
|
|
enum analog_power_block {
|
|
AUX_BLOCK,
|
|
CH0_BLOCK,
|
|
CH1_BLOCK,
|
|
CH2_BLOCK,
|
|
CH3_BLOCK,
|
|
ANALOG_TOTAL,
|
|
POWER_ALL
|
|
};
|
|
|
|
enum dp_irq_type {
|
|
DP_IRQ_TYPE_HP_CABLE_IN = BIT(0),
|
|
DP_IRQ_TYPE_HP_CABLE_OUT = BIT(1),
|
|
DP_IRQ_TYPE_HP_CHANGE = BIT(2),
|
|
DP_IRQ_TYPE_UNKNOWN = BIT(3),
|
|
};
|
|
|
|
struct video_info {
|
|
char *name;
|
|
|
|
bool h_sync_polarity;
|
|
bool v_sync_polarity;
|
|
bool interlaced;
|
|
|
|
enum color_space color_space;
|
|
enum dynamic_range dynamic_range;
|
|
enum color_coefficient ycbcr_coeff;
|
|
enum color_depth color_depth;
|
|
|
|
int max_link_rate;
|
|
enum link_lane_count_type max_lane_count;
|
|
};
|
|
|
|
struct link_train {
|
|
int eq_loop;
|
|
int cr_loop[4];
|
|
|
|
u8 link_rate;
|
|
u8 lane_count;
|
|
u8 training_lane[4];
|
|
|
|
enum link_training_state lt_state;
|
|
};
|
|
|
|
struct analogix_dp_device {
|
|
struct drm_encoder *encoder;
|
|
struct device *dev;
|
|
struct drm_device *drm_dev;
|
|
struct drm_connector connector;
|
|
struct drm_bridge *bridge;
|
|
struct drm_dp_aux aux;
|
|
struct clk *clock;
|
|
unsigned int irq;
|
|
void __iomem *reg_base;
|
|
|
|
struct video_info video_info;
|
|
struct link_train link_train;
|
|
struct phy *phy;
|
|
int dpms_mode;
|
|
int hpd_gpio;
|
|
bool force_hpd;
|
|
bool psr_support;
|
|
|
|
struct mutex panel_lock;
|
|
bool panel_is_modeset;
|
|
|
|
struct analogix_dp_plat_data *plat_data;
|
|
};
|
|
|
|
/* analogix_dp_reg.c */
|
|
void analogix_dp_enable_video_mute(struct analogix_dp_device *dp, bool enable);
|
|
void analogix_dp_stop_video(struct analogix_dp_device *dp);
|
|
void analogix_dp_lane_swap(struct analogix_dp_device *dp, bool enable);
|
|
void analogix_dp_init_analog_param(struct analogix_dp_device *dp);
|
|
void analogix_dp_init_interrupt(struct analogix_dp_device *dp);
|
|
void analogix_dp_reset(struct analogix_dp_device *dp);
|
|
void analogix_dp_swreset(struct analogix_dp_device *dp);
|
|
void analogix_dp_config_interrupt(struct analogix_dp_device *dp);
|
|
void analogix_dp_mute_hpd_interrupt(struct analogix_dp_device *dp);
|
|
void analogix_dp_unmute_hpd_interrupt(struct analogix_dp_device *dp);
|
|
enum pll_status analogix_dp_get_pll_lock_status(struct analogix_dp_device *dp);
|
|
void analogix_dp_set_pll_power_down(struct analogix_dp_device *dp, bool enable);
|
|
void analogix_dp_set_analog_power_down(struct analogix_dp_device *dp,
|
|
enum analog_power_block block,
|
|
bool enable);
|
|
void analogix_dp_init_analog_func(struct analogix_dp_device *dp);
|
|
void analogix_dp_init_hpd(struct analogix_dp_device *dp);
|
|
void analogix_dp_force_hpd(struct analogix_dp_device *dp);
|
|
enum dp_irq_type analogix_dp_get_irq_type(struct analogix_dp_device *dp);
|
|
void analogix_dp_clear_hotplug_interrupts(struct analogix_dp_device *dp);
|
|
void analogix_dp_reset_aux(struct analogix_dp_device *dp);
|
|
void analogix_dp_init_aux(struct analogix_dp_device *dp);
|
|
int analogix_dp_get_plug_in_status(struct analogix_dp_device *dp);
|
|
void analogix_dp_enable_sw_function(struct analogix_dp_device *dp);
|
|
void analogix_dp_set_link_bandwidth(struct analogix_dp_device *dp, u32 bwtype);
|
|
void analogix_dp_get_link_bandwidth(struct analogix_dp_device *dp, u32 *bwtype);
|
|
void analogix_dp_set_lane_count(struct analogix_dp_device *dp, u32 count);
|
|
void analogix_dp_get_lane_count(struct analogix_dp_device *dp, u32 *count);
|
|
void analogix_dp_enable_enhanced_mode(struct analogix_dp_device *dp,
|
|
bool enable);
|
|
void analogix_dp_set_training_pattern(struct analogix_dp_device *dp,
|
|
enum pattern_set pattern);
|
|
void analogix_dp_set_lane0_pre_emphasis(struct analogix_dp_device *dp,
|
|
u32 level);
|
|
void analogix_dp_set_lane1_pre_emphasis(struct analogix_dp_device *dp,
|
|
u32 level);
|
|
void analogix_dp_set_lane2_pre_emphasis(struct analogix_dp_device *dp,
|
|
u32 level);
|
|
void analogix_dp_set_lane3_pre_emphasis(struct analogix_dp_device *dp,
|
|
u32 level);
|
|
void analogix_dp_set_lane0_link_training(struct analogix_dp_device *dp,
|
|
u32 training_lane);
|
|
void analogix_dp_set_lane1_link_training(struct analogix_dp_device *dp,
|
|
u32 training_lane);
|
|
void analogix_dp_set_lane2_link_training(struct analogix_dp_device *dp,
|
|
u32 training_lane);
|
|
void analogix_dp_set_lane3_link_training(struct analogix_dp_device *dp,
|
|
u32 training_lane);
|
|
u32 analogix_dp_get_lane0_link_training(struct analogix_dp_device *dp);
|
|
u32 analogix_dp_get_lane1_link_training(struct analogix_dp_device *dp);
|
|
u32 analogix_dp_get_lane2_link_training(struct analogix_dp_device *dp);
|
|
u32 analogix_dp_get_lane3_link_training(struct analogix_dp_device *dp);
|
|
void analogix_dp_reset_macro(struct analogix_dp_device *dp);
|
|
void analogix_dp_init_video(struct analogix_dp_device *dp);
|
|
|
|
void analogix_dp_set_video_color_format(struct analogix_dp_device *dp);
|
|
int analogix_dp_is_slave_video_stream_clock_on(struct analogix_dp_device *dp);
|
|
void analogix_dp_set_video_cr_mn(struct analogix_dp_device *dp,
|
|
enum clock_recovery_m_value_type type,
|
|
u32 m_value,
|
|
u32 n_value);
|
|
void analogix_dp_set_video_timing_mode(struct analogix_dp_device *dp, u32 type);
|
|
void analogix_dp_enable_video_master(struct analogix_dp_device *dp,
|
|
bool enable);
|
|
void analogix_dp_start_video(struct analogix_dp_device *dp);
|
|
int analogix_dp_is_video_stream_on(struct analogix_dp_device *dp);
|
|
void analogix_dp_config_video_slave_mode(struct analogix_dp_device *dp);
|
|
void analogix_dp_enable_scrambling(struct analogix_dp_device *dp);
|
|
void analogix_dp_disable_scrambling(struct analogix_dp_device *dp);
|
|
void analogix_dp_enable_psr_crc(struct analogix_dp_device *dp);
|
|
void analogix_dp_send_psr_spd(struct analogix_dp_device *dp,
|
|
struct edp_vsc_psr *vsc);
|
|
ssize_t analogix_dp_transfer(struct analogix_dp_device *dp,
|
|
struct drm_dp_aux_msg *msg);
|
|
|
|
#endif /* _ANALOGIX_DP_CORE_H */
|