![Soren Brinkmann](/assets/img/avatar_default.png)
The generic cpufreq-cpu0 driver can scale the CPU frequency on Zynq SOCs. Add the required platform device to the BSP and appropriate OPPs to the dts. Cc: Rob Herring <robh+dt@kernel.org> Cc: Pawel Moll <pawel.moll@arm.com> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Ian Campbell <ijc+devicetree@hellion.org.uk> Cc: Kumar Gala <galak@codeaurora.org> Cc: Russell King <linux@arm.linux.org.uk> Cc: devicetree@vger.kernel.org Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org> Acked-by: Michal Simek <michal.simek@xilinx.com>
21 lines
488 B
Plaintext
21 lines
488 B
Plaintext
config ARCH_ZYNQ
|
|
bool "Xilinx Zynq ARM Cortex A9 Platform" if ARCH_MULTI_V7
|
|
select ARM_AMBA
|
|
select ARM_GIC
|
|
select ARCH_HAS_CPUFREQ
|
|
select ARCH_HAS_OPP
|
|
select COMMON_CLK
|
|
select CPU_V7
|
|
select GENERIC_CLOCKEVENTS
|
|
select HAVE_ARM_SCU if SMP
|
|
select HAVE_ARM_TWD if SMP
|
|
select ICST
|
|
select MIGHT_HAVE_CACHE_L2X0
|
|
select USE_OF
|
|
select HAVE_SMP
|
|
select SPARSE_IRQ
|
|
select CADENCE_TTC_TIMER
|
|
select ARM_GLOBAL_TIMER if !CPU_FREQ
|
|
help
|
|
Support for Xilinx Zynq ARM Cortex A9 Platform
|