0eccc9cb4c
Like the previous designs, the A80 has a special pin controller for the
critical pins, like the PMIC bus.
Add a driver for this controller.
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
[wens: Add A80 compatible strings to bindings doc; fix pin function
names based on v1.3 datasheet; constify of_device_id table]
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
68 lines
1.2 KiB
Plaintext
68 lines
1.2 KiB
Plaintext
if ARCH_SUNXI
|
|
|
|
config PINCTRL_SUNXI_COMMON
|
|
bool
|
|
select PINMUX
|
|
select GENERIC_PINCONF
|
|
|
|
config PINCTRL_SUN4I_A10
|
|
def_bool MACH_SUN4I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN5I_A10S
|
|
def_bool MACH_SUN5I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN5I_A13
|
|
def_bool MACH_SUN5I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN6I_A31
|
|
def_bool MACH_SUN6I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN6I_A31S
|
|
def_bool MACH_SUN6I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN6I_A31_R
|
|
def_bool MACH_SUN6I
|
|
depends on RESET_CONTROLLER
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN7I_A20
|
|
def_bool MACH_SUN7I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN8I_A23
|
|
def_bool MACH_SUN8I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN8I_A33
|
|
def_bool MACH_SUN8I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN8I_A83T
|
|
def_bool MACH_SUN8I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN8I_A23_R
|
|
def_bool MACH_SUN8I
|
|
depends on RESET_CONTROLLER
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN8I_H3
|
|
def_bool MACH_SUN8I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN9I_A80
|
|
def_bool MACH_SUN9I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN9I_A80_R
|
|
def_bool MACH_SUN9I
|
|
depends on RESET_CONTROLLER
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
endif
|