b3f2f10693
HFPLLs are the main frequency source for Krait CPU clocks. Add support for changing the rate of these PLLs. Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> Signed-off-by: Sricharan R <sricharan@codeaurora.org> Tested-by: Craig Tatlor <ctatlor97@gmail.com> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
45 lines
742 B
C
45 lines
742 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
|
|
#ifndef __QCOM_CLK_HFPLL_H__
|
|
#define __QCOM_CLK_HFPLL_H__
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/spinlock.h>
|
|
#include "clk-regmap.h"
|
|
|
|
struct hfpll_data {
|
|
u32 mode_reg;
|
|
u32 l_reg;
|
|
u32 m_reg;
|
|
u32 n_reg;
|
|
u32 user_reg;
|
|
u32 droop_reg;
|
|
u32 config_reg;
|
|
u32 status_reg;
|
|
u8 lock_bit;
|
|
|
|
u32 droop_val;
|
|
u32 config_val;
|
|
u32 user_val;
|
|
u32 user_vco_mask;
|
|
unsigned long low_vco_max_rate;
|
|
|
|
unsigned long min_rate;
|
|
unsigned long max_rate;
|
|
};
|
|
|
|
struct clk_hfpll {
|
|
struct hfpll_data const *d;
|
|
int init_done;
|
|
|
|
struct clk_regmap clkr;
|
|
spinlock_t lock;
|
|
};
|
|
|
|
#define to_clk_hfpll(_hw) \
|
|
container_of(to_clk_regmap(_hw), struct clk_hfpll, clkr)
|
|
|
|
extern const struct clk_ops clk_ops_hfpll;
|
|
|
|
#endif
|