b7c7b05065
The H6 has clock/reset controls in PRCM part, like old SoCs such as H3 and A64. However, the PRCM CCU is rearranged; the register arragement is now similar to the main CCU of H6, and the PRCM now has two APB buses to control -- one is clocked from AHB clock derivde from AR100 clock, the other is clocked from the same mux with AR100 clock. Therefore a new driver is written for it. As there's no official document about the PRCM in H6, all the information are indirectly collected from BSP and parts of the document, and the information source is noted as comments in the driver's source code. If reliable information is provided furtherly, the driver needs to be rechecked. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
20 lines
420 B
C
20 lines
420 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright 2017 Icenowy Zheng <icenowy@aosc.xyz>
|
|
*/
|
|
|
|
#ifndef _CCU_SUN50I_H6_R_H
|
|
#define _CCU_SUN50I_H6_R_H
|
|
|
|
#include <dt-bindings/clock/sun50i-h6-r-ccu.h>
|
|
#include <dt-bindings/reset/sun50i-h6-r-ccu.h>
|
|
|
|
/* AHB/APB bus clocks are not exported except APB1 for R_PIO */
|
|
#define CLK_R_AHB 1
|
|
|
|
#define CLK_R_APB2 3
|
|
|
|
#define CLK_NUMBER (CLK_W1 + 1)
|
|
|
|
#endif /* _CCU_SUN50I_H6_R_H */
|