7e97a194ac
This allows custom setup of IRQ coalescing for platforms using legacy platform_device. The irq timeout and count parameters can be used for tuning cpu load vs. latency. I have maintained the 0x00000400 bit in TX_CHNL_CTRL. It is specified as unused in the documentation I have available. It does not make any difference in the hardware I have available, so it is left in to not risk breaking other platforms where it might be used. Signed-off-by: Esben Haabendal <esben@geanix.com> Signed-off-by: David S. Miller <davem@davemloft.net>
33 lines
1.3 KiB
C
33 lines
1.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef __LINUX_XILINX_LL_TEMAC_H
|
|
#define __LINUX_XILINX_LL_TEMAC_H
|
|
|
|
#include <linux/if_ether.h>
|
|
#include <linux/phy.h>
|
|
|
|
struct ll_temac_platform_data {
|
|
bool txcsum; /* Enable/disable TX checksum */
|
|
bool rxcsum; /* Enable/disable RX checksum */
|
|
u8 mac_addr[ETH_ALEN]; /* MAC address (6 bytes) */
|
|
/* Clock frequency for input to MDIO clock generator */
|
|
u32 mdio_clk_freq;
|
|
unsigned long long mdio_bus_id; /* Unique id for MDIO bus */
|
|
int phy_addr; /* Address of the PHY to connect to */
|
|
phy_interface_t phy_interface; /* PHY interface mode */
|
|
bool reg_little_endian; /* Little endian TEMAC register access */
|
|
bool dma_little_endian; /* Little endian DMA register access */
|
|
/* Pre-initialized mutex to use for synchronizing indirect
|
|
* register access. When using both interfaces of a single
|
|
* TEMAC IP block, the same mutex should be passed here, as
|
|
* they share the same DCR bus bridge.
|
|
*/
|
|
struct mutex *indirect_mutex;
|
|
/* DMA channel control setup */
|
|
u8 tx_irq_timeout; /* TX Interrupt Delay Time-out */
|
|
u8 tx_irq_count; /* TX Interrupt Coalescing Threshold Count */
|
|
u8 rx_irq_timeout; /* RX Interrupt Delay Time-out */
|
|
u8 rx_irq_count; /* RX Interrupt Coalescing Threshold Count */
|
|
};
|
|
|
|
#endif /* __LINUX_XILINX_LL_TEMAC_H */
|