![Colin Cross](/assets/img/avatar_default.png)
The frequency memory bus on Tegra can be adjusted without disabling accesses to memory by updating the memory configuration registers from a per-board table, and then changing the clock frequency. The clock controller and memory controller have an interlock that prevents the new memory registers from taking effect until the clock frequency change. Acked-by: Olof Johansson <olof@lixom.net> Signed-off-by: Colin Cross <ccross@android.com>
26 lines
1.2 KiB
Makefile
26 lines
1.2 KiB
Makefile
obj-y += common.o
|
|
obj-y += io.o
|
|
obj-y += irq.o legacy_irq.o
|
|
obj-y += clock.o
|
|
obj-y += timer.o
|
|
obj-y += gpio.o
|
|
obj-y += pinmux.o
|
|
obj-y += powergate.o
|
|
obj-y += fuse.o
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += clock.o
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += tegra2_clocks.o
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += tegra2_emc.o
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += pinmux-t2-tables.o
|
|
obj-$(CONFIG_SMP) += platsmp.o localtimer.o headsmp.o
|
|
obj-$(CONFIG_HOTPLUG_CPU) += hotplug.o
|
|
obj-$(CONFIG_TEGRA_SYSTEM_DMA) += dma.o
|
|
obj-$(CONFIG_CPU_FREQ) += cpu-tegra.o
|
|
obj-$(CONFIG_TEGRA_PCI) += pcie.o
|
|
|
|
obj-${CONFIG_MACH_HARMONY} += board-harmony.o
|
|
obj-${CONFIG_MACH_HARMONY} += board-harmony-pinmux.o
|
|
obj-${CONFIG_MACH_HARMONY} += board-harmony-pcie.o
|
|
|
|
obj-${CONFIG_MACH_TRIMSLICE} += board-trimslice.o
|
|
obj-${CONFIG_MACH_TRIMSLICE} += board-trimslice-pinmux.o
|