71e8a328cb
Add ethernet-phy nodes and specify phy interrupt (connected to pin PB25) and board specific timing configs. Atmel has two different HW designs for its CPU modules: the first one (produced by Embest) is connecting PHYAD[0-2] pins to pull up resistors and the other one (produced by Ronetix) is connecting PHYAD0 to a pull up resistor and PHYAD[1-2] to pull down resistors. As a result, Ronetix design will have its PHY available at address 0x1 and Embest design at 0x7. By defining both phys we're letting the phy core detect the one actually available on the MDIO bus. Signed-off-by: Boris BREZILLON <boris.brezillon@free-electrons.com> Tested-by: Bo Shen <voice.shen@atmel.com> Acked-by: Florian Fainelli <f.fainelli@gmail.com> Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
128 lines
2.3 KiB
Plaintext
128 lines
2.3 KiB
Plaintext
/*
|
|
* sama5d3xcm.dtsi - Device Tree Include file for SAMA5D3x CPU Module
|
|
*
|
|
* Copyright (C) 2013 Atmel,
|
|
* 2013 Ludovic Desroches <ludovic.desroches@atmel.com>
|
|
*
|
|
* Licensed under GPLv2 or later.
|
|
*/
|
|
|
|
/ {
|
|
compatible = "atmel,samad3xcm", "atmel,sama5d3", "atmel,sama5";
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,115200 rootfstype=ubifs ubi.mtd=5 root=ubi0:rootfs";
|
|
};
|
|
|
|
memory {
|
|
reg = <0x20000000 0x20000000>;
|
|
};
|
|
|
|
clocks {
|
|
slow_xtal {
|
|
clock-frequency = <32768>;
|
|
};
|
|
|
|
main_xtal {
|
|
clock-frequency = <12000000>;
|
|
};
|
|
};
|
|
|
|
ahb {
|
|
apb {
|
|
spi0: spi@f0004000 {
|
|
cs-gpios = <&pioD 13 0>, <0>, <0>, <0>;
|
|
};
|
|
|
|
macb0: ethernet@f0028000 {
|
|
phy-mode = "rgmii";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
ethernet-phy@1 {
|
|
reg = <0x1>;
|
|
interrupt-parent = <&pioB>;
|
|
interrupts = <25 IRQ_TYPE_EDGE_FALLING>;
|
|
txen-skew-ps = <800>;
|
|
txc-skew-ps = <3000>;
|
|
rxdv-skew-ps = <400>;
|
|
rxc-skew-ps = <3000>;
|
|
rxd0-skew-ps = <400>;
|
|
rxd1-skew-ps = <400>;
|
|
rxd2-skew-ps = <400>;
|
|
rxd3-skew-ps = <400>;
|
|
};
|
|
|
|
ethernet-phy@7 {
|
|
reg = <0x7>;
|
|
interrupt-parent = <&pioB>;
|
|
interrupts = <25 IRQ_TYPE_EDGE_FALLING>;
|
|
txen-skew-ps = <800>;
|
|
txc-skew-ps = <3000>;
|
|
rxdv-skew-ps = <400>;
|
|
rxc-skew-ps = <3000>;
|
|
rxd0-skew-ps = <400>;
|
|
rxd1-skew-ps = <400>;
|
|
rxd2-skew-ps = <400>;
|
|
rxd3-skew-ps = <400>;
|
|
};
|
|
};
|
|
|
|
pmc: pmc@fffffc00 {
|
|
main: mainck {
|
|
clock-frequency = <12000000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
nand0: nand@60000000 {
|
|
nand-bus-width = <8>;
|
|
nand-ecc-mode = "hw";
|
|
atmel,has-pmecc;
|
|
atmel,pmecc-cap = <4>;
|
|
atmel,pmecc-sector-size = <512>;
|
|
nand-on-flash-bbt;
|
|
status = "okay";
|
|
|
|
at91bootstrap@0 {
|
|
label = "at91bootstrap";
|
|
reg = <0x0 0x40000>;
|
|
};
|
|
|
|
bootloader@40000 {
|
|
label = "bootloader";
|
|
reg = <0x40000 0x80000>;
|
|
};
|
|
|
|
bootloaderenv@c0000 {
|
|
label = "bootloader env";
|
|
reg = <0xc0000 0xc0000>;
|
|
};
|
|
|
|
dtb@180000 {
|
|
label = "device tree";
|
|
reg = <0x180000 0x80000>;
|
|
};
|
|
|
|
kernel@200000 {
|
|
label = "kernel";
|
|
reg = <0x200000 0x600000>;
|
|
};
|
|
|
|
rootfs@800000 {
|
|
label = "rootfs";
|
|
reg = <0x800000 0x0f800000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
d2 {
|
|
label = "d2";
|
|
gpios = <&pioE 25 GPIO_ACTIVE_LOW>; /* PE25, conflicts with A25, RXD2 */
|
|
};
|
|
};
|
|
};
|