729303191e
The DB8500v2 and DB5500 has a fifth version of the "PL023" and PL180 blocks. However the ASIC engineers have forgot to bump the revision in the PrimeCell peripheral ID registers. Since the platform is aware of the actual silicon revision we need to hard-code the periphid from the platform, bumping the subrevision field to 1. Signed-off-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
80 lines
2.9 KiB
C
80 lines
2.9 KiB
C
/*
|
|
* Copyright (C) ST-Ericsson SA 2010
|
|
*
|
|
* Author: Rabin Vincent <rabin.vincent@stericsson.com> for ST-Ericsson
|
|
* License terms: GNU General Public License (GPL), version 2.
|
|
*/
|
|
|
|
#ifndef __DEVICES_DB5500_H
|
|
#define __DEVICES_DB5500_H
|
|
|
|
#include "devices-common.h"
|
|
|
|
#define db5500_add_i2c1(pdata) \
|
|
dbx500_add_i2c(1, U5500_I2C1_BASE, IRQ_DB5500_I2C1, pdata)
|
|
#define db5500_add_i2c2(pdata) \
|
|
dbx500_add_i2c(2, U5500_I2C2_BASE, IRQ_DB5500_I2C2, pdata)
|
|
#define db5500_add_i2c3(pdata) \
|
|
dbx500_add_i2c(3, U5500_I2C3_BASE, IRQ_DB5500_I2C3, pdata)
|
|
|
|
#define db5500_add_msp0_i2s(pdata) \
|
|
dbx500_add_msp_i2s(0, U5500_MSP0_BASE, IRQ_DB5500_MSP0, pdata)
|
|
#define db5500_add_msp1_i2s(pdata) \
|
|
dbx500_add_msp_i2s(1, U5500_MSP1_BASE, IRQ_DB5500_MSP1, pdata)
|
|
#define db5500_add_msp2_i2s(pdata) \
|
|
dbx500_add_msp_i2s(2, U5500_MSP2_BASE, IRQ_DB5500_MSP2, pdata)
|
|
|
|
#define db5500_add_msp0_spi(pdata) \
|
|
dbx500_add_msp_spi("msp0", U5500_MSP0_BASE, IRQ_DB5500_MSP0, pdata)
|
|
#define db5500_add_msp1_spi(pdata) \
|
|
dbx500_add_msp_spi("msp1", U5500_MSP1_BASE, IRQ_DB5500_MSP1, pdata)
|
|
#define db5500_add_msp2_spi(pdata) \
|
|
dbx500_add_msp_spi("msp2", U5500_MSP2_BASE, IRQ_DB5500_MSP2, pdata)
|
|
|
|
#define db5500_add_rtc() \
|
|
dbx500_add_rtc(U5500_RTC_BASE, IRQ_DB5500_RTC);
|
|
|
|
#define db5500_add_usb(rx_cfg, tx_cfg) \
|
|
ux500_add_usb(U5500_USBOTG_BASE, IRQ_DB5500_USBOTG, rx_cfg, tx_cfg)
|
|
|
|
#define db5500_add_sdi0(pdata) \
|
|
dbx500_add_sdi("sdi0", U5500_SDI0_BASE, IRQ_DB5500_SDMMC0, pdata, \
|
|
0x10480180)
|
|
#define db5500_add_sdi1(pdata) \
|
|
dbx500_add_sdi("sdi1", U5500_SDI1_BASE, IRQ_DB5500_SDMMC1, pdata, \
|
|
0x10480180)
|
|
#define db5500_add_sdi2(pdata) \
|
|
dbx500_add_sdi("sdi2", U5500_SDI2_BASE, IRQ_DB5500_SDMMC2, pdata \
|
|
0x10480180)
|
|
#define db5500_add_sdi3(pdata) \
|
|
dbx500_add_sdi("sdi3", U5500_SDI3_BASE, IRQ_DB5500_SDMMC3, pdata \
|
|
0x10480180)
|
|
#define db5500_add_sdi4(pdata) \
|
|
dbx500_add_sdi("sdi4", U5500_SDI4_BASE, IRQ_DB5500_SDMMC4, pdata \
|
|
0x10480180)
|
|
|
|
/* This one has a bad peripheral ID in the U5500 silicon */
|
|
#define db5500_add_spi0(pdata) \
|
|
dbx500_add_spi("spi0", U5500_SPI0_BASE, IRQ_DB5500_SPI0, pdata, \
|
|
0x10080023)
|
|
#define db5500_add_spi1(pdata) \
|
|
dbx500_add_spi("spi1", U5500_SPI1_BASE, IRQ_DB5500_SPI1, pdata, \
|
|
0x10080023)
|
|
#define db5500_add_spi2(pdata) \
|
|
dbx500_add_spi("spi2", U5500_SPI2_BASE, IRQ_DB5500_SPI2, pdata \
|
|
0x10080023)
|
|
#define db5500_add_spi3(pdata) \
|
|
dbx500_add_spi("spi3", U5500_SPI3_BASE, IRQ_DB5500_SPI3, pdata \
|
|
0x10080023)
|
|
|
|
#define db5500_add_uart0(plat) \
|
|
dbx500_add_uart("uart0", U5500_UART0_BASE, IRQ_DB5500_UART0, plat)
|
|
#define db5500_add_uart1(plat) \
|
|
dbx500_add_uart("uart1", U5500_UART1_BASE, IRQ_DB5500_UART1, plat)
|
|
#define db5500_add_uart2(plat) \
|
|
dbx500_add_uart("uart2", U5500_UART2_BASE, IRQ_DB5500_UART2, plat)
|
|
#define db5500_add_uart3(plat) \
|
|
dbx500_add_uart("uart3", U5500_UART3_BASE, IRQ_DB5500_UART3, plat)
|
|
|
|
#endif
|