6c9da387c8
The CRG(Clock and Reset Generator) block provides clock and reset signals for other modules in hi3519 soc. Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
28 lines
721 B
Plaintext
28 lines
721 B
Plaintext
config COMMON_CLK_HI3519
|
|
tristate "Hi3519 Clock Driver"
|
|
depends on ARCH_HISI || COMPILE_TEST
|
|
select RESET_HISI
|
|
default ARCH_HISI
|
|
help
|
|
Build the clock driver for hi3519.
|
|
|
|
config COMMON_CLK_HI6220
|
|
bool "Hi6220 Clock Driver"
|
|
depends on ARCH_HISI || COMPILE_TEST
|
|
default ARCH_HISI
|
|
help
|
|
Build the Hisilicon Hi6220 clock driver based on the common clock framework.
|
|
|
|
config RESET_HISI
|
|
bool "HiSilicon Reset Controller Driver"
|
|
depends on ARCH_HISI || COMPILE_TEST
|
|
select RESET_CONTROLLER
|
|
help
|
|
Build reset controller driver for HiSilicon device chipsets.
|
|
|
|
config STUB_CLK_HI6220
|
|
bool "Hi6220 Stub Clock Driver"
|
|
depends on COMMON_CLK_HI6220 && MAILBOX
|
|
help
|
|
Build the Hisilicon Hi6220 stub clock driver.
|