2015-12-06 14:52:06 -07:00
|
|
|
/*
|
2017-01-02 07:58:52 -07:00
|
|
|
* Device Tree file for SolidRun Clearfog Pro revision A1 rev 2.0 (88F6828)
|
2015-12-06 14:52:06 -07:00
|
|
|
*
|
|
|
|
* Copyright (C) 2015 Russell King
|
|
|
|
*
|
|
|
|
* This board is in development; the contents of this file work with
|
|
|
|
* the A1 rev 2.0 of the board, which does not represent final
|
|
|
|
* production board. Things will change, don't expect this file to
|
|
|
|
* remain compatible info the future.
|
|
|
|
*
|
|
|
|
* This file is dual-licensed: you can use it either under the terms
|
|
|
|
* of the GPL or the X11 license, at your option. Note that this dual
|
|
|
|
* licensing only applies to this file, and not this project as a
|
|
|
|
* whole.
|
|
|
|
*
|
|
|
|
* a) This file is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* version 2 as published by the Free Software Foundation.
|
|
|
|
*
|
2016-12-27 14:36:42 -07:00
|
|
|
* This file is distributed in the hope that it will be useful,
|
2015-12-06 14:52:06 -07:00
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
2016-12-27 14:36:42 -07:00
|
|
|
* Or, alternatively,
|
2015-12-06 14:52:06 -07:00
|
|
|
*
|
|
|
|
* b) Permission is hereby granted, free of charge, to any person
|
|
|
|
* obtaining a copy of this software and associated documentation
|
|
|
|
* files (the "Software"), to deal in the Software without
|
2016-12-27 14:36:42 -07:00
|
|
|
* restriction, including without limitation the rights to use,
|
2015-12-06 14:52:06 -07:00
|
|
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
|
|
|
* sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following
|
|
|
|
* conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be
|
|
|
|
* included in all copies or substantial portions of the Software.
|
|
|
|
*
|
2016-12-27 14:36:42 -07:00
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
2015-12-06 14:52:06 -07:00
|
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
2016-12-27 14:36:42 -07:00
|
|
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
2015-12-06 14:52:06 -07:00
|
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
2017-01-02 07:58:52 -07:00
|
|
|
#include "armada-388-clearfog.dtsi"
|
2015-12-06 14:52:06 -07:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "SolidRun Clearfog A1";
|
|
|
|
compatible = "solidrun,clearfog-a1", "marvell,armada388",
|
|
|
|
"marvell,armada385", "marvell,armada380";
|
2017-01-02 07:58:57 -07:00
|
|
|
|
2017-01-02 07:59:02 -07:00
|
|
|
soc {
|
|
|
|
internal-regs {
|
|
|
|
usb3@f0000 {
|
|
|
|
/* CON2, nearest CPU, USB2 only. */
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
pcie-controller {
|
|
|
|
pcie@3,0 {
|
|
|
|
/* Port 2, Lane 0. CON2, nearest CPU. */
|
|
|
|
reset-gpios = <&expander0 2 GPIO_ACTIVE_LOW>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2017-01-02 07:58:57 -07:00
|
|
|
dsa@0 {
|
2017-01-17 11:22:19 -07:00
|
|
|
status = "disabled";
|
|
|
|
|
2017-01-02 07:58:57 -07:00
|
|
|
compatible = "marvell,dsa";
|
|
|
|
dsa,ethernet = <ð1>;
|
|
|
|
dsa,mii-bus = <&mdio>;
|
|
|
|
pinctrl-0 = <&clearfog_dsa0_clk_pins &clearfog_dsa0_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
switch@0 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <4 0>;
|
|
|
|
|
|
|
|
port@0 {
|
|
|
|
reg = <0>;
|
|
|
|
label = "lan5";
|
|
|
|
};
|
|
|
|
|
|
|
|
port@1 {
|
|
|
|
reg = <1>;
|
|
|
|
label = "lan4";
|
|
|
|
};
|
|
|
|
|
|
|
|
port@2 {
|
|
|
|
reg = <2>;
|
|
|
|
label = "lan3";
|
|
|
|
};
|
|
|
|
|
|
|
|
port@3 {
|
|
|
|
reg = <3>;
|
|
|
|
label = "lan2";
|
|
|
|
};
|
|
|
|
|
|
|
|
port@4 {
|
|
|
|
reg = <4>;
|
|
|
|
label = "lan1";
|
|
|
|
};
|
|
|
|
|
|
|
|
port@5 {
|
|
|
|
reg = <5>;
|
|
|
|
label = "cpu";
|
|
|
|
};
|
|
|
|
|
|
|
|
port@6 {
|
|
|
|
/* 88E1512 external phy */
|
|
|
|
reg = <6>;
|
|
|
|
label = "lan6";
|
|
|
|
fixed-link {
|
|
|
|
speed = <1000>;
|
|
|
|
full-duplex;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2017-01-02 07:59:12 -07:00
|
|
|
|
|
|
|
gpio-keys {
|
|
|
|
compatible = "gpio-keys";
|
|
|
|
pinctrl-0 = <&rear_button_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
|
|
|
button_0 {
|
|
|
|
/* The rear SW3 button */
|
|
|
|
label = "Rear Button";
|
|
|
|
gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
|
|
|
|
linux,can-disable;
|
|
|
|
linux,code = <BTN_0>;
|
|
|
|
};
|
|
|
|
};
|
2017-01-02 07:58:57 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
ð1 {
|
|
|
|
/* ethernet@30000 */
|
|
|
|
fixed-link {
|
|
|
|
speed = <1000>;
|
|
|
|
full-duplex;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2017-01-02 07:59:02 -07:00
|
|
|
&expander0 {
|
|
|
|
/*
|
|
|
|
* PCA9655 GPIO expander:
|
|
|
|
* 0-CON3 CLKREQ#
|
|
|
|
* 1-CON3 PERST#
|
|
|
|
* 2-CON2 PERST#
|
|
|
|
* 3-CON3 W_DISABLE
|
|
|
|
* 4-CON2 CLKREQ#
|
|
|
|
* 5-USB3 overcurrent
|
|
|
|
* 6-USB3 power
|
|
|
|
* 7-CON2 W_DISABLE
|
|
|
|
* 8-JP4 P1
|
|
|
|
* 9-JP4 P4
|
|
|
|
* 10-JP4 P5
|
|
|
|
* 11-m.2 DEVSLP
|
|
|
|
* 12-SFP_LOS
|
|
|
|
* 13-SFP_TX_FAULT
|
|
|
|
* 14-SFP_TX_DISABLE
|
|
|
|
* 15-SFP_MOD_DEF0
|
|
|
|
*/
|
|
|
|
pcie2_0_clkreq {
|
|
|
|
gpio-hog;
|
|
|
|
gpios = <4 GPIO_ACTIVE_LOW>;
|
|
|
|
input;
|
|
|
|
line-name = "pcie2.0-clkreq";
|
|
|
|
};
|
|
|
|
pcie2_0_w_disable {
|
|
|
|
gpio-hog;
|
|
|
|
gpios = <7 GPIO_ACTIVE_LOW>;
|
|
|
|
output-low;
|
|
|
|
line-name = "pcie2.0-w-disable";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2017-01-02 07:58:57 -07:00
|
|
|
&pinctrl {
|
|
|
|
clearfog_dsa0_clk_pins: clearfog-dsa0-clk-pins {
|
|
|
|
marvell,pins = "mpp46";
|
|
|
|
marvell,function = "ref";
|
|
|
|
};
|
|
|
|
clearfog_dsa0_pins: clearfog-dsa0-pins {
|
|
|
|
marvell,pins = "mpp23", "mpp41";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
2017-01-02 07:59:07 -07:00
|
|
|
clearfog_spi1_cs_pins: spi1-cs-pins {
|
|
|
|
marvell,pins = "mpp55";
|
|
|
|
marvell,function = "spi1";
|
|
|
|
};
|
2017-01-02 07:59:12 -07:00
|
|
|
rear_button_pins: rear-button-pins {
|
|
|
|
marvell,pins = "mpp34";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
2017-01-02 07:59:07 -07:00
|
|
|
};
|
|
|
|
|
2017-01-17 11:22:19 -07:00
|
|
|
&mdio {
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
switch@4 {
|
|
|
|
compatible = "marvell,mv88e6085";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <4>;
|
|
|
|
pinctrl-0 = <&clearfog_dsa0_clk_pins &clearfog_dsa0_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
|
|
|
|
ports {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
port@0 {
|
|
|
|
reg = <0>;
|
|
|
|
label = "lan5";
|
|
|
|
};
|
|
|
|
|
|
|
|
port@1 {
|
|
|
|
reg = <1>;
|
|
|
|
label = "lan4";
|
|
|
|
};
|
|
|
|
|
|
|
|
port@2 {
|
|
|
|
reg = <2>;
|
|
|
|
label = "lan3";
|
|
|
|
};
|
|
|
|
|
|
|
|
port@3 {
|
|
|
|
reg = <3>;
|
|
|
|
label = "lan2";
|
|
|
|
};
|
|
|
|
|
|
|
|
port@4 {
|
|
|
|
reg = <4>;
|
|
|
|
label = "lan1";
|
|
|
|
};
|
|
|
|
|
|
|
|
port@5 {
|
|
|
|
reg = <5>;
|
|
|
|
label = "cpu";
|
|
|
|
ethernet = <ð1>;
|
|
|
|
fixed-link {
|
|
|
|
speed = <1000>;
|
|
|
|
full-duplex;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
port@6 {
|
|
|
|
/* 88E1512 external phy */
|
|
|
|
reg = <6>;
|
|
|
|
label = "lan6";
|
|
|
|
fixed-link {
|
|
|
|
speed = <1000>;
|
|
|
|
full-duplex;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2017-01-02 07:59:07 -07:00
|
|
|
&spi1 {
|
|
|
|
/*
|
|
|
|
* Add SPI CS pins for clearfog:
|
|
|
|
* CS0: W25Q32 (not populated on uSOM)
|
|
|
|
* CS1:
|
|
|
|
* CS2: mikrobus
|
|
|
|
*/
|
|
|
|
pinctrl-0 = <&spi1_pins &clearfog_spi1_cs_pins &mikro_spi_pins>;
|
2016-07-13 03:55:18 -06:00
|
|
|
};
|