2012-11-19 10:46:10 -07:00
|
|
|
/*
|
2013-08-02 14:12:21 -06:00
|
|
|
* Copyright (C) 2012-2013 Broadcom Corporation
|
2012-11-19 10:46:10 -07:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation version 2.
|
|
|
|
*
|
|
|
|
* This program is distributed "as is" WITHOUT ANY WARRANTY of any
|
|
|
|
* kind, whether express or implied; without even the implied warranty
|
|
|
|
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*/
|
|
|
|
|
2013-06-05 23:41:35 -06:00
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
#include "dt-bindings/clock/bcm281xx.h"
|
|
|
|
|
2013-06-05 23:41:34 -06:00
|
|
|
#include "skeleton.dtsi"
|
2012-11-19 10:46:10 -07:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "BCM11351 SoC";
|
2013-07-30 17:27:10 -06:00
|
|
|
compatible = "brcm,bcm11351";
|
2012-11-19 10:46:10 -07:00
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
|
|
|
|
chosen {
|
|
|
|
bootargs = "console=ttyS0,115200n8";
|
|
|
|
};
|
|
|
|
|
2014-06-30 16:15:39 -06:00
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
cpu0: cpu@0 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "arm,cortex-a9";
|
|
|
|
reg = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpu1: cpu@1 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "arm,cortex-a9";
|
2016-04-28 11:59:58 -06:00
|
|
|
enable-method = "brcm,bcm11351-cpu-method";
|
2015-12-01 09:24:06 -07:00
|
|
|
secondary-boot-reg = <0x3500417c>;
|
2014-06-30 16:15:39 -06:00
|
|
|
reg = <1>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-11-19 10:46:10 -07:00
|
|
|
gic: interrupt-controller@3ff00100 {
|
|
|
|
compatible = "arm,cortex-a9-gic";
|
|
|
|
#interrupt-cells = <3>;
|
|
|
|
#address-cells = <0>;
|
|
|
|
interrupt-controller;
|
|
|
|
reg = <0x3ff01000 0x1000>,
|
|
|
|
<0x3ff00100 0x100>;
|
|
|
|
};
|
|
|
|
|
2013-03-13 16:05:37 -06:00
|
|
|
smc@0x3404c000 {
|
2013-07-30 17:27:10 -06:00
|
|
|
compatible = "brcm,bcm11351-smc", "brcm,kona-smc";
|
2013-06-11 12:45:58 -06:00
|
|
|
reg = <0x3404c000 0x400>; /* 1 KiB in SRAM */
|
2013-03-13 16:05:37 -06:00
|
|
|
};
|
|
|
|
|
2012-11-19 10:46:10 -07:00
|
|
|
uart@3e000000 {
|
2013-07-30 17:27:10 -06:00
|
|
|
compatible = "brcm,bcm11351-dw-apb-uart", "snps,dw-apb-uart";
|
2012-11-19 10:46:10 -07:00
|
|
|
status = "disabled";
|
|
|
|
reg = <0x3e000000 0x1000>;
|
2014-02-14 11:29:20 -07:00
|
|
|
clocks = <&slave_ccu BCM281XX_SLAVE_CCU_UARTB>;
|
2013-06-05 23:41:35 -06:00
|
|
|
interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
|
2012-11-19 10:46:10 -07:00
|
|
|
reg-shift = <2>;
|
|
|
|
reg-io-width = <4>;
|
|
|
|
};
|
|
|
|
|
2013-09-23 11:49:57 -06:00
|
|
|
uart@3e001000 {
|
|
|
|
compatible = "brcm,bcm11351-dw-apb-uart", "snps,dw-apb-uart";
|
|
|
|
status = "disabled";
|
|
|
|
reg = <0x3e001000 0x1000>;
|
2014-02-14 11:29:20 -07:00
|
|
|
clocks = <&slave_ccu BCM281XX_SLAVE_CCU_UARTB2>;
|
2013-09-23 11:49:57 -06:00
|
|
|
interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
reg-io-width = <4>;
|
|
|
|
};
|
|
|
|
|
|
|
|
uart@3e002000 {
|
|
|
|
compatible = "brcm,bcm11351-dw-apb-uart", "snps,dw-apb-uart";
|
|
|
|
status = "disabled";
|
|
|
|
reg = <0x3e002000 0x1000>;
|
2014-02-14 11:29:20 -07:00
|
|
|
clocks = <&slave_ccu BCM281XX_SLAVE_CCU_UARTB3>;
|
2013-09-23 11:49:57 -06:00
|
|
|
interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
reg-io-width = <4>;
|
|
|
|
};
|
|
|
|
|
|
|
|
uart@3e003000 {
|
|
|
|
compatible = "brcm,bcm11351-dw-apb-uart", "snps,dw-apb-uart";
|
|
|
|
status = "disabled";
|
|
|
|
reg = <0x3e003000 0x1000>;
|
2014-02-14 11:29:20 -07:00
|
|
|
clocks = <&slave_ccu BCM281XX_SLAVE_CCU_UARTB4>;
|
2013-09-23 11:49:57 -06:00
|
|
|
interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
reg-io-width = <4>;
|
|
|
|
};
|
|
|
|
|
2012-11-19 10:46:10 -07:00
|
|
|
L2: l2-cache {
|
2013-07-30 17:27:10 -06:00
|
|
|
compatible = "brcm,bcm11351-a2-pl310-cache";
|
2013-05-09 15:21:01 -06:00
|
|
|
reg = <0x3ff20000 0x1000>;
|
|
|
|
cache-unified;
|
|
|
|
cache-level = <2>;
|
2012-11-19 10:46:10 -07:00
|
|
|
};
|
2013-03-13 15:27:28 -06:00
|
|
|
|
2013-08-02 14:12:21 -06:00
|
|
|
watchdog@35002f40 {
|
|
|
|
compatible = "brcm,bcm11351-wdt", "brcm,kona-wdt";
|
|
|
|
reg = <0x35002f40 0x6c>;
|
|
|
|
};
|
|
|
|
|
2013-03-13 15:27:28 -06:00
|
|
|
timer@35006000 {
|
2013-07-30 17:27:10 -06:00
|
|
|
compatible = "brcm,kona-timer";
|
2013-03-13 15:27:28 -06:00
|
|
|
reg = <0x35006000 0x1000>;
|
2013-06-05 23:41:35 -06:00
|
|
|
interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
|
2014-02-14 11:29:20 -07:00
|
|
|
clocks = <&aon_ccu BCM281XX_AON_CCU_HUB_TIMER>;
|
2013-03-13 15:27:28 -06:00
|
|
|
};
|
|
|
|
|
2013-09-10 12:07:03 -06:00
|
|
|
gpio: gpio@35003000 {
|
|
|
|
compatible = "brcm,bcm11351-gpio", "brcm,kona-gpio";
|
|
|
|
reg = <0x35003000 0x800>;
|
|
|
|
interrupts =
|
|
|
|
<GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH
|
|
|
|
GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
interrupt-controller;
|
|
|
|
};
|
|
|
|
|
2013-08-07 23:37:47 -06:00
|
|
|
sdio1: sdio@3f180000 {
|
2013-07-30 17:27:10 -06:00
|
|
|
compatible = "brcm,kona-sdhci";
|
2013-05-10 01:10:07 -06:00
|
|
|
reg = <0x3f180000 0x10000>;
|
2013-09-19 11:18:26 -06:00
|
|
|
interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
|
2014-02-14 11:29:20 -07:00
|
|
|
clocks = <&master_ccu BCM281XX_MASTER_CCU_SDIO1>;
|
2013-05-10 01:10:07 -06:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-08-07 23:37:47 -06:00
|
|
|
sdio2: sdio@3f190000 {
|
2013-07-30 17:27:10 -06:00
|
|
|
compatible = "brcm,kona-sdhci";
|
2013-05-10 01:10:07 -06:00
|
|
|
reg = <0x3f190000 0x10000>;
|
2013-09-19 11:18:26 -06:00
|
|
|
interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
|
2014-02-14 11:29:20 -07:00
|
|
|
clocks = <&master_ccu BCM281XX_MASTER_CCU_SDIO2>;
|
2013-05-10 01:10:07 -06:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-08-07 23:37:47 -06:00
|
|
|
sdio3: sdio@3f1a0000 {
|
2013-07-30 17:27:10 -06:00
|
|
|
compatible = "brcm,kona-sdhci";
|
2013-05-10 01:10:07 -06:00
|
|
|
reg = <0x3f1a0000 0x10000>;
|
2013-09-19 11:18:26 -06:00
|
|
|
interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
|
2014-02-14 11:29:20 -07:00
|
|
|
clocks = <&master_ccu BCM281XX_MASTER_CCU_SDIO3>;
|
2013-05-10 01:10:07 -06:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-08-07 23:37:47 -06:00
|
|
|
sdio4: sdio@3f1b0000 {
|
2013-07-30 17:27:10 -06:00
|
|
|
compatible = "brcm,kona-sdhci";
|
2013-05-10 01:10:07 -06:00
|
|
|
reg = <0x3f1b0000 0x10000>;
|
2013-09-19 11:18:26 -06:00
|
|
|
interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
|
2014-02-14 11:29:20 -07:00
|
|
|
clocks = <&master_ccu BCM281XX_MASTER_CCU_SDIO4>;
|
2013-05-10 01:10:07 -06:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-12-20 19:13:36 -07:00
|
|
|
pinctrl@35004800 {
|
2014-01-23 13:44:47 -07:00
|
|
|
compatible = "brcm,bcm11351-pinctrl";
|
2013-12-20 19:13:36 -07:00
|
|
|
reg = <0x35004800 0x430>;
|
|
|
|
};
|
2014-01-30 19:08:27 -07:00
|
|
|
|
2013-12-06 16:45:27 -07:00
|
|
|
i2c@3e016000 {
|
|
|
|
compatible = "brcm,bcm11351-i2c", "brcm,kona-i2c";
|
|
|
|
reg = <0x3e016000 0x80>;
|
|
|
|
interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
clocks = <&slave_ccu BCM281XX_SLAVE_CCU_BSC1>;
|
2013-12-06 16:45:27 -07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c@3e017000 {
|
|
|
|
compatible = "brcm,bcm11351-i2c", "brcm,kona-i2c";
|
|
|
|
reg = <0x3e017000 0x80>;
|
|
|
|
interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
clocks = <&slave_ccu BCM281XX_SLAVE_CCU_BSC2>;
|
2013-12-06 16:45:27 -07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c@3e018000 {
|
|
|
|
compatible = "brcm,bcm11351-i2c", "brcm,kona-i2c";
|
|
|
|
reg = <0x3e018000 0x80>;
|
|
|
|
interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
clocks = <&slave_ccu BCM281XX_SLAVE_CCU_BSC3>;
|
2013-12-06 16:45:27 -07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c@3500d000 {
|
|
|
|
compatible = "brcm,bcm11351-i2c", "brcm,kona-i2c";
|
|
|
|
reg = <0x3500d000 0x80>;
|
|
|
|
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
clocks = <&aon_ccu BCM281XX_AON_CCU_PMU_BSC>;
|
2013-12-06 16:45:27 -07:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2014-04-25 12:31:13 -06:00
|
|
|
pwm: pwm@3e01a000 {
|
|
|
|
compatible = "brcm,bcm11351-pwm", "brcm,kona-pwm";
|
|
|
|
reg = <0x3e01a000 0xcc>;
|
|
|
|
clocks = <&slave_ccu BCM281XX_SLAVE_CCU_PWM>;
|
|
|
|
#pwm-cells = <3>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-12-05 12:20:37 -07:00
|
|
|
clocks {
|
2014-02-14 11:29:20 -07:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
root_ccu: root_ccu {
|
|
|
|
compatible = "brcm,bcm11351-root-ccu";
|
|
|
|
reg = <0x35001000 0x0f00>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
clock-output-names = "frac_1m";
|
|
|
|
};
|
|
|
|
|
|
|
|
hub_ccu: hub_ccu {
|
|
|
|
compatible = "brcm,bcm11351-hub-ccu";
|
|
|
|
reg = <0x34000000 0x0f00>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
clock-output-names = "tmon_1m";
|
|
|
|
};
|
|
|
|
|
|
|
|
aon_ccu: aon_ccu {
|
|
|
|
compatible = "brcm,bcm11351-aon-ccu";
|
|
|
|
reg = <0x35002000 0x0f00>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
clock-output-names = "hub_timer",
|
|
|
|
"pmu_bsc",
|
|
|
|
"pmu_bsc_var";
|
|
|
|
};
|
|
|
|
|
|
|
|
master_ccu: master_ccu {
|
|
|
|
compatible = "brcm,bcm11351-master-ccu";
|
|
|
|
reg = <0x3f001000 0x0f00>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
clock-output-names = "sdio1",
|
|
|
|
"sdio2",
|
|
|
|
"sdio3",
|
|
|
|
"sdio4",
|
|
|
|
"usb_ic",
|
|
|
|
"hsic2_48m",
|
|
|
|
"hsic2_12m";
|
|
|
|
};
|
|
|
|
|
|
|
|
slave_ccu: slave_ccu {
|
|
|
|
compatible = "brcm,bcm11351-slave-ccu";
|
|
|
|
reg = <0x3e011000 0x0f00>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
clock-output-names = "uartb",
|
|
|
|
"uartb2",
|
|
|
|
"uartb3",
|
|
|
|
"uartb4",
|
|
|
|
"ssp0",
|
|
|
|
"ssp2",
|
|
|
|
"bsc1",
|
|
|
|
"bsc2",
|
|
|
|
"bsc3",
|
|
|
|
"pwm";
|
|
|
|
};
|
|
|
|
|
|
|
|
ref_1m_clk: ref_1m {
|
2013-12-05 12:20:37 -07:00
|
|
|
#clock-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <1000000>;
|
2013-12-05 12:20:37 -07:00
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
ref_32k_clk: ref_32k {
|
|
|
|
#clock-cells = <0>;
|
2013-12-05 12:20:37 -07:00
|
|
|
compatible = "fixed-clock";
|
2014-02-14 11:29:20 -07:00
|
|
|
clock-frequency = <32768>;
|
|
|
|
};
|
|
|
|
|
|
|
|
bbl_32k_clk: bbl_32k {
|
2013-12-05 12:20:37 -07:00
|
|
|
#clock-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <32768>;
|
2013-12-05 12:20:37 -07:00
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
ref_13m_clk: ref_13m {
|
|
|
|
#clock-cells = <0>;
|
2013-12-05 12:20:37 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <13000000>;
|
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
var_13m_clk: var_13m {
|
|
|
|
#clock-cells = <0>;
|
2013-12-05 12:20:37 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <13000000>;
|
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
dft_19_5m_clk: dft_19_5m {
|
2013-12-05 12:20:37 -07:00
|
|
|
#clock-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <19500000>;
|
2013-12-05 12:20:37 -07:00
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
ref_crystal_clk: ref_crystal {
|
|
|
|
#clock-cells = <0>;
|
2013-12-05 12:20:37 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <26000000>;
|
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
ref_cx40_clk: ref_cx40 {
|
2013-12-05 12:20:37 -07:00
|
|
|
#clock-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <40000000>;
|
2013-12-05 12:20:37 -07:00
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
ref_52m_clk: ref_52m {
|
2013-12-05 12:20:37 -07:00
|
|
|
#clock-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <52000000>;
|
2013-12-05 12:20:37 -07:00
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
var_52m_clk: var_52m {
|
2013-12-05 12:20:37 -07:00
|
|
|
#clock-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <52000000>;
|
2013-12-05 12:20:37 -07:00
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
usb_otg_ahb_clk: usb_otg_ahb {
|
2013-12-05 12:20:37 -07:00
|
|
|
compatible = "fixed-clock";
|
2014-02-14 11:29:20 -07:00
|
|
|
clock-frequency = <52000000>;
|
2013-12-05 12:20:37 -07:00
|
|
|
#clock-cells = <0>;
|
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
ref_96m_clk: ref_96m {
|
2013-12-05 12:20:37 -07:00
|
|
|
#clock-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <96000000>;
|
2013-12-05 12:20:37 -07:00
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
var_96m_clk: var_96m {
|
2013-12-05 12:20:37 -07:00
|
|
|
#clock-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <96000000>;
|
2013-12-05 12:20:37 -07:00
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
ref_104m_clk: ref_104m {
|
|
|
|
#clock-cells = <0>;
|
2013-12-05 12:20:37 -07:00
|
|
|
compatible = "fixed-clock";
|
2014-02-14 11:29:20 -07:00
|
|
|
clock-frequency = <104000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
var_104m_clk: var_104m {
|
2013-12-05 12:20:37 -07:00
|
|
|
#clock-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <104000000>;
|
2013-12-05 12:20:37 -07:00
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
ref_156m_clk: ref_156m {
|
|
|
|
#clock-cells = <0>;
|
2013-12-05 12:20:37 -07:00
|
|
|
compatible = "fixed-clock";
|
2014-02-14 11:29:20 -07:00
|
|
|
clock-frequency = <156000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
var_156m_clk: var_156m {
|
2013-12-05 12:20:37 -07:00
|
|
|
#clock-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <156000000>;
|
2013-12-05 12:20:37 -07:00
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
ref_208m_clk: ref_208m {
|
|
|
|
#clock-cells = <0>;
|
2013-12-05 12:20:37 -07:00
|
|
|
compatible = "fixed-clock";
|
2014-02-14 11:29:20 -07:00
|
|
|
clock-frequency = <208000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
var_208m_clk: var_208m {
|
2013-12-05 12:20:37 -07:00
|
|
|
#clock-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <208000000>;
|
2013-12-05 12:20:37 -07:00
|
|
|
};
|
|
|
|
|
2014-02-14 11:29:20 -07:00
|
|
|
ref_312m_clk: ref_312m {
|
|
|
|
#clock-cells = <0>;
|
2013-12-05 12:20:37 -07:00
|
|
|
compatible = "fixed-clock";
|
2014-02-14 11:29:20 -07:00
|
|
|
clock-frequency = <312000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
var_312m_clk: var_312m {
|
2013-12-05 12:20:37 -07:00
|
|
|
#clock-cells = <0>;
|
2014-02-14 11:29:20 -07:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <312000000>;
|
2013-12-05 12:20:37 -07:00
|
|
|
};
|
|
|
|
};
|
2013-12-19 07:23:10 -07:00
|
|
|
|
|
|
|
usbotg: usb@3f120000 {
|
|
|
|
compatible = "snps,dwc2";
|
|
|
|
reg = <0x3f120000 0x10000>;
|
|
|
|
interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
clocks = <&usb_otg_ahb_clk>;
|
|
|
|
clock-names = "otg";
|
|
|
|
phys = <&usbphy>;
|
|
|
|
phy-names = "usb2-phy";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
usbphy: usb-phy@3f130000 {
|
|
|
|
compatible = "brcm,kona-usb2-phy";
|
|
|
|
reg = <0x3f130000 0x28>;
|
|
|
|
#phy-cells = <0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-11-19 10:46:10 -07:00
|
|
|
};
|